Memory Controller Migration Read Scheduling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory controllers face performance degradation due to delayed migration read operations, which increase the time required for data migration and subsequent operations, leading to decreased overall system performance.

Innovation Solution

A memory controller that prioritizes reading valid data from one die before another based on a comparison of delay times and reference times, optimizing the order of migration read commands to minimize delays and enhance data migration efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If migration read operations are performed in conventional order, then data migration is completed, but the time required for data migration increases and system performance decreases

Engineering Contradiction:
Improvedata migration speedVSAvoidmigration operation time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent calculates delay times for each die in advance before executing migration read operations. By predicting the delay time required for each die's read operation and pre-determining the execution order, the system performs preliminary planning to optimize the migration process, thereby reducing the total time required for data migration while improving productivity.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If migration read operations are scheduled without considering delay times, then operation simplicity is maintained, but read operation delays increase and efficiency decreases

Engineering Contradiction:
Improvemigration operation efficiencyVSAvoidcommand scheduling complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent introduces delay time as a scheduling parameter to optimize migration read operations. By calculating and comparing delay times for different dies, the system dynamically adjusts the execution order of read commands based on this parameter, thereby improving migration efficiency without requiring complex structural changes to the memory controller architecture.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11449259B2Memory controller and operating method thereof
Publication Date: 2022.09.20 MIMIRIP LLC
  • US11449259B2 patent drawing
  • US11449259B2 patent drawing
  • US11449259B2 patent drawing

AI summary

There are provided a memory controller and an operating method thereof. The memory controller includes: a meta data storage for storing meta data including mapping information of data stored in a memory device and valid data information representing whether the data stored in the memory device is valid data; and a migration controller for controlling the memory device to perform a migration operation of moving, to a target memory block, valid data stored in a plurality of source memory blocks included in the memory device, based on the meta data. The migration controller controls the memory device to read a second valid data stored in the second die before reading a first valid data stored in the first die, based on a comparison result between a reference time and a delay time required until before the first valid data is read.