Memory Controller Partial Address Access
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Serial flash memory devices, with fewer pins for data transmission, are slower due to serial data transmission, which is inefficient in space-constrained mobile devices.
Innovation Solution
A memory device with a memory controller that receives a partial address and performs a memory access based on the partial address, estimating the remaining address from a previous access, allowing for faster data access through 'opportunity access' and adjusting clock cycles accordingly.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If serial flash memory devices use fewer pins for data transmission, then space constraints are improved, but data transmission speed deteriorates
Solution Approach 1:
The memory controller performs preliminary actions by receiving only a partial address (e.g., most significant bits) and executing a memory access before the complete address is received. The controller uses previously received address information to anticipate and perform the access in advance, thereby compensating for the slower serial transmission speed while maintaining the benefit of fewer pins.
Solution Approach 2:
The invention introduces dynamic address handling where the memory controller adaptively processes partial addresses and adjusts its operation based on the reception status of address bits. The controller dynamically determines whether to wait for the complete address or proceed with partial address access, creating a flexible system that optimizes between speed and accuracy.
2Device complexity
If serial flash memory devices transmit data serially one bit after another, then device complexity is reduced, but memory access time increases
Solution Approach 1:
The memory controller performs memory access operations in advance based on partially received addresses. By initiating the access operation before the complete address is transmitted, the system reduces the overall memory access time while maintaining the simple serial transmission interface.
Solution Approach 2:
The memory controller uses its own previously received address information to service upcoming memory access requirements. The controller anticipates future access needs and prepares accordingly, reducing waiting time without requiring additional transmission resources or increasing device complexity.
Data Source
AI summary
Memory devices and memory interfaces are disclosed. In an implementation a memory controller of a memory device is configured to receive a first part of an address for memory access, and to perform a memory access based on said first part and a part of a previously received address.