Memory Controller Pattern Marker Storage Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory sub-systems inefficiently manage storage capacity by storing repeating data patterns, leading to wasted space and inefficient read operations, as they lack the ability to identify and handle such patterns effectively.

Innovation Solution

A memory controller is configured to prevent writing repeating data patterns to memory components, instead storing a pattern marker that represents the repeating pattern, allowing for efficient storage and read operations without accessing the memory components.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If repeating data patterns are stored in memory components, then data is preserved for future retrieval, but storage capacity is wasted and read operations become inefficient

Engineering Contradiction:
Improvedata preservationVSAvoidstorage capacity
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent creates a simplified representation (pattern marker) of repeating data patterns instead of storing the actual repeated data. The pattern marker contains metadata that allows reconstruction of the original data when needed, significantly reducing storage requirements while maintaining data availability.

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The patent transforms the storage approach by changing the parameter being stored from the actual data values to pattern description parameters. Instead of storing redundant repeated values, the system stores parameters that describe the pattern structure, enabling efficient storage and retrieval.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If repeating data patterns are stored in memory components, then data is available for retrieval, but read operations require accessing memory components causing inefficiency

Engineering Contradiction:
Improvedata availabilityVSAvoidread operation efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent performs preliminary analysis of data patterns during the write operation, identifying repeating patterns and creating pattern markers before data is stored. This preliminary action enables fast read operations later by allowing the system to recognize and reconstruct patterns without accessing the underlying memory components.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The pattern marker acts as an intermediary between the host system and the memory components. During read operations, the pattern marker enables data reconstruction without requiring direct access to the stored pattern data, thereby improving read efficiency while maintaining data availability.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Ease of manufacture

If a traditional storage approach is used for all data, then implementation is simple, but memory efficiency is reduced due to inability to handle repeating patterns

Engineering Contradiction:
Improveimplementation simplicityVSAvoidmemory efficiency
Core Design Contradiction:
Ease of manufactureVSQuantity of substance

Solution Approach 1:

The patent segments the storage system into two distinct pathways: one for regular data storage and another for pattern recognition and compression. This segmentation allows the system to maintain simplicity for常规 operations while adding specialized handling for repeating patterns to improve memory efficiency.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The memory sub-system is designed with multi-functionality, capable of handling both traditional storage operations and pattern-based compression operations through a unified interface. This allows the system to adapt to different data types and patterns while maintaining ease of use for host systems.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12050790B2Optimizing memory for repeating patterns
Publication Date: 2024.07.30 MICRON TECHNOLOGY INC
  • US12050790B2 patent drawing
  • US12050790B2 patent drawing
  • US12050790B2 patent drawing

AI summary

Aspects of the present disclosure configure a memory sub-system processor to manage memory operations with repeating data patterns. The processor receives a request to write a block of data comprising a plurality of portions to a set of memory components and determines whether a pattern of data repeats across the plurality of portions of the block of data. In response to determining that the pattern of data repeats across the plurality of portions, the processor stores a representation of the pattern of data in a mapping table and discards the block of data to prevent storing the block of data on the set of memory components.