Memory Controller Dynamic Power-Down Waiting Time Adjustment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory devices face inefficiencies in power management, as they often enter power-down mode too quickly or too slowly, leading to performance deterioration and increased power consumption, particularly when receiving power-down instructions from hosts.

Innovation Solution

A method is introduced where a memory device dynamically adjusts its waiting time to enter power-down mode based on the host's idle or active state, using a memory controller to set different waiting times depending on whether the host is performing access operations, thereby reducing power consumption while maintaining access speed.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If the memory device enters power-down mode immediately after receiving a power-down instruction, then power consumption is reduced, but performance deteriorates due to long wakeup time

Engineering Contradiction:
Improvepower consumptionVSAvoidaccess speed
Core Design Contradiction:
Loss of energyVSProductivity

Solution Approach 1:

The patent applies dynamics by making the waiting time configurable and adjustable based on system state. The memory device transitions from a fixed waiting time approach to a dynamic one where the waiting time can be set to different values (first waiting time or second waiting time) depending on whether the host is in idle or non-idle state, allowing optimization between power consumption and performance

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the parameter of waiting time from a fixed value to a variable that can be adjusted between at least two different values. By modifying the waiting time parameter based on host activity state, the system achieves better power efficiency while maintaining acceptable performance characteristics

Inventive Principle:
Principle #35Parameter changes

2Productivity

If the memory device waits for a predetermined time before entering power-down mode, then performance is maintained, but power consumption increases due to delayed entry into power-down mode

Engineering Contradiction:
Improveaccess speedVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The system dynamically adjusts the waiting time based on real-time host state detection. When the host is in idle state, a shorter first waiting time is used to enable faster entry into power-down mode and reduce power consumption. When the host is in non-idle state, a longer second waiting time is used to maintain performance

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent implements feedback by monitoring the host's idle or non-idle state and using this information to adjust the waiting time accordingly. The system continuously detects host activity and modifies the power-down timing strategy based on this feedback, creating a closed-loop control mechanism that optimizes both performance and power consumption

Inventive Principle:
Principle #23Feedback

3Device complexity

If the memory device uses a fixed waiting time for power-down mode, then control is simple, but it cannot adapt to varying host activity states

Engineering Contradiction:
Improvecontrol complexityVSAvoidadaptability to host state
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent transforms the static waiting time control into a dynamic adaptive control system. The memory device now has the capability to detect host state and automatically adjust waiting time, providing adaptability to varying host activity patterns while maintaining reasonable control complexity through automated decision-making logic

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS20250013390A1Method for adjusting working state of memory device, and related memory device, electronic device and controller
Publication Date: 2025.01.09 SILICON MOTION INC
  • US20250013390A1 patent drawing
  • US20250013390A1 patent drawing
  • US20250013390A1 patent drawing

AI summary

The present invention relates to a method for adjusting a working state of a memory device, and a related memory device, an electronic device and a memory controller. The method includes configuring the memory controller to perform the following steps: setting a waiting time before the memory device enters a power-down mode as a first time value, where the memory device enters the power-down mode after the waiting time from being driven by a power-down instruction; determining whether the host device is performing an access operation; and setting the waiting time as a second time value in response to the host device being performing the access operation, where the first time value is smaller than the second time value.