Memory Controller Read Command Delay Time Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory systems face delays and increased load when processing read commands from hosts, as they often handle each command separately, leading to inefficiencies in data retrieval operations.

Innovation Solution

A memory system with a memory controller that sets command delay times for different time periods to determine whether to merge and process read commands, based on execution results such as the number of read commands, read requests, commands processed in excess of reference latency, and throughput, allowing for optimized merging and processing of read operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If read commands are processed separately without merging, then processing delay is minimized, but processing load and resource consumption increase

Engineering Contradiction:
Improveread command processing delayVSAvoidread operation efficiency
Core Design Contradiction:
Loss of timeVSProductivity

Solution Approach 1:

The patent merges multiple read commands into a single read request when they satisfy specific conditions (same memory block, overlapping address ranges). This combining approach reduces the number of separate read operations, thereby reducing processing load and resource consumption while maintaining acceptable response times through optimized command batching

Inventive Principle:
Principle #5Merging (Combining)

2Productivity

If read commands are merged and processed together, then processing load is reduced, but processing delay increases

Engineering Contradiction:
Improveread operation efficiencyVSAvoidread command processing delay
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent dynamically adjusts the command delay time parameter based on system conditions and performance metrics. By making the delay time adjustable rather than fixed, the system can optimize the balance between merging benefits (reduced load) and delay acceptance, adapting to different workload scenarios and performance requirements

Inventive Principle:
Principle #15Dynamics

3Productivity

If command delay time is increased to allow more merging, then read operation throughput improves, but latency for individual commands increases

Engineering Contradiction:
Improveread throughputVSAvoidcommand latency
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent implements a feedback mechanism that monitors read operation performance metrics including throughput, latency, and command merging ratios. Based on this feedback, the system adjusts the command delay time parameter to optimize performance, creating a closed-loop control system that adapts to changing workload conditions and performance targets

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS11342013B2Memory system and operating method to set target command delay time to merge and process read commands
Publication Date: 2022.05.24 MIMIRIP LLC
  • US11342013B2 patent drawing
  • US11342013B2 patent drawing
  • US11342013B2 patent drawing

AI summary

Embodiments of the present disclosure relate to a memory system and an operating method thereof. According to the embodiments of the present disclosure, the memory system may execute a read operation by setting a command delay time for determining whether to merge and process read commands, for each of a plurality of time periods, and may set a target command delay time, from among the command delay times set for each of the plurality of time periods, to be used for determining whether to merge and process a subsequent read command with one or more prior read commands based on the execution result of the read operation for each of the plurality of time periods.