Memory Controller REUT Testing via Dedicated Hardware
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory link testing methods are time-consuming, software-intensive, and lack standardization, requiring frequent tool rewrites and not integrating testing hooks into the normal memory controller path, leading to inefficiencies in testing and debugging.
Innovation Solution
The development of Robust Electrical Unified Testing (REUT) standardizes the register set and access mechanisms using the PCI programming model, incorporating dedicated address and data generation hardware that utilizes the memory controller scheduler path, enabling faster testing and debug capabilities through loopback error detection and advanced pattern generation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If ad hoc memory link testing features are implemented, then testing capability is provided, but testing time and software complexity increase significantly
Solution Approach 1:
The patent implements preliminary action by pre-configuring dedicated testing hardware circuits and standardized test sequences within the memory controller before actual testing occurs. Test hooks are built into the normal functional path during design, allowing rapid execution without time-consuming software configuration or emulation of timing parameters.
2Reliability
If ad hoc testing features are used, then testing is possible, but tool rewrites are required for each design
Solution Approach 1:
The patent applies universality by creating a standardized testing infrastructure with common configuration specifications that work across multiple memory controller designs. The dedicated testing hardware and unified test sequences can be configured through standardized interfaces, eliminating the need to rewrite validation tools for each design while maintaining comprehensive testing capability.
3Device complexity
If testing hooks are not built into normal functional path, then memory controller design is simpler, but testing requires emulation of configuration settings
Solution Approach 1:
The patent merges testing functionality with the normal functional path by integrating dedicated testing hardware circuits into the memory controller's standard data path. Test hooks are combined with existing functional elements, allowing tests to execute naturally without separate emulation of timing, page policy, refresh rate, or power savings configurations. This integration maintains ease of operation while reducing overall system complexity.
Data Source
AI summary
REUT (Robust Electrical Unified Testing) for memory links is introduced which speeds testing, tool development, and debug. In addition it provides training hooks that have enough performance to be used by BIOS to train parameters and conditions that have not been possible with past implementations. Address pattern generation circuitry is also disclosed.