Memory Controller Command Routing for Selective Device Refresh
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face challenges in effectively managing refresh operations to prevent data loss in memory cells, leading to increased power consumption due to unnecessary refresh operations across all memory devices.
Innovation Solution
A memory system and method that determines the necessity of refresh operations for each memory device individually, optimizing refresh, read, and write operations by using a memory controller to generate specific commands for accessed and non-accessed devices.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If general refresh designs are used for all memory devices, then data loss prevention is improved, but power consumption increases due to unnecessary refresh operations
Solution Approach 1:
The patent applies local quality by determining refresh operation necessity individually for each memory device based on its access patterns. Instead of applying uniform refresh policies to all memory devices, the system tailors refresh operations to each device's actual usage characteristics, performing refresh only when and where data retention would be compromised, thereby reducing unnecessary power consumption while maintaining data integrity.
Solution Approach 2:
The patent implements dynamics by making the refresh operation policy adaptive and flexible rather than static. The memory controller dynamically adjusts refresh operations based on real-time access patterns and usage conditions of each memory device, transitioning between refresh and non-refresh states as needed, which optimizes the balance between data loss prevention and power consumption.
2Reliability
If refresh operations are performed on all memory devices, then data retention is improved, but operational efficiency decreases due to unnecessary operations
Solution Approach 1:
The patent applies local quality by customizing refresh operations to each memory device's specific access patterns and retention needs. Memory devices with frequent accesses or long retention requirements receive refresh operations, while those with stable data or low usage do not, thereby improving operational efficiency by eliminating unnecessary refresh cycles.
Solution Approach 2:
The patent implements partial action by performing refresh operations only on the subset of memory devices that actually require them, rather than applying full refresh operations to all devices. This selective approach maintains data retention where necessary while avoiding excessive actions on devices where data is already stable or rarely accessed.
3Ease of operation
If uniform refresh commands are sent to all memory devices, then simplicity of control is improved, but adaptability to individual device needs deteriorates
Solution Approach 1:
The patent applies segmentation by dividing the memory device population into distinct groups based on their access patterns and refresh requirements. The memory controller segments control logic to handle different types of memory devices differently, sending appropriate commands (refresh, read, write, or no operation) to each segment based on its characteristics, thereby achieving both manageable control structure and high adaptability.
Solution Approach 2:
The patent implements local quality in control by tailoring commands and operations to the specific needs of each memory device or device group. The memory controller adjusts its behavior based on individual device characteristics, sending differentiated commands to different devices, which maintains ease of operation through automated decision-making while achieving high adaptability to individual device requirements.
Data Source
AI summary
Provided are a memory system and an operating method of the memory system. The memory system includes a memory controller configured to generate a first command and a second command in response to receiving a sequential command from a host, and a first memory device and a second memory device each configured to receive the first command and the second command, wherein the sequential command is a command to determine or indicates whether to access each of the first memory device and the second memory device, and the memory controller is further configured to determine whether to access at least one memory device among the first and second memory devices, transmit the first command to the first memory device when the first memory device is to be accessed, and transmit the second command to the second memory device when the second memory device is not to be accessed.


