Memory Controller Mapping Compression for Storage Optimization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory systems face inefficiencies in managing mapping information between logical and physical addresses, particularly in handling sequential and non-sequential data, which can lead to performance degradation and increased storage requirements.
Innovation Solution
A memory system and operating method that compresses mapping information for sequential logical and physical addresses, dynamically determines bit sizes based on address ranges and usage patterns, and optimizes storage by differentiating bit sizes for various mapping types, allowing for efficient storage and retrieval of data.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If mapping information for all logical and physical addresses is stored individually, then address mapping accuracy is maintained, but storage space for mapping information increases
Solution Approach 1:
The patent merges multiple mapping entries into a single compressed mapping entry when consecutive logical addresses map to consecutive physical addresses. Instead of storing individual mappings for each address pair, the system stores a single entry that represents a range of consecutive mappings, thereby reducing storage space while maintaining mapping accuracy.
Solution Approach 2:
The patent dynamically determines the bit size of physical address fields based on the actual range of physical addresses being mapped. When a compressed mapping entry covers a smaller range of physical addresses, fewer bits are used to represent the physical address offset, thereby reducing the storage space required for mapping information while maintaining the ability to accurately represent all address mappings.
2Ease of operation
If uniform bit size is used for all physical addresses, then addressing simplicity is maintained, but storage efficiency decreases
Solution Approach 1:
The patent applies local quality by using different bit sizes for physical address fields within different mapping entries based on their specific requirements. Each compressed mapping entry uses the minimum necessary bits to represent its physical address range, rather than using a uniform bit size for all entries. This allows storage efficiency to be optimized locally for each mapping entry while maintaining overall system operation simplicity.
Solution Approach 2:
The patent changes the parameter of physical address bit size dynamically based on the mapping context. Instead of using a fixed bit size for all physical addresses, the system adjusts the bit size parameter for each compressed mapping entry according to the actual address range being covered, thereby improving storage efficiency without significantly complicating the addressing mechanism.
3Quantity of substance
If compression is applied to sequential addresses, then storage space is reduced, but processing complexity increases
Solution Approach 1:
The patent segments the address space into compressed and non-compressed mapping entries based on whether consecutive logical addresses map to consecutive physical addresses. By dividing the mapping information into these segments, the system can apply compression only where applicable while maintaining simple one-to-one mappings elsewhere, thereby reducing overall storage space without excessively increasing processing complexity.
Solution Approach 2:
The patent introduces an intermediary decompression mechanism that translates compressed mapping entries back into detailed address mappings when needed for data access. This intermediary layer handles the complexity of compression/decompression operations, allowing the system to maintain simple access patterns for data while using compressed storage for mapping information, thereby reducing storage space without permanently increasing processing complexity.
Data Source
AI summary
A memory system includes a controller suitable for managing, first mapping information for mapping a number of first logical addresses among a logical addresses received from a host to a number of first physical addresses and second mapping information for mapping a number of second logical addresses among the logical addresses to a number of second physical addresses, the controller may compress the first mapping information of at least two first logical addresses, which are sequential, and at least two first physical addresses into first sequential mapping information, and may compress the second mapping information of at least two second logical addresses, which are sequential, and at least two second physical addresses into second sequential mapping information, the first physical addresses may be represented by a first number of bits, and the second physical addresses may be represented by a second number of bits.