Memory Controller Sequential Programming Across Multiple Dies
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face challenges in maintaining data integrity and processing efficiency over time due to non-sequential programming in memory devices with multiple dies, leading to potential data loss and performance deterioration.
Innovation Solution
A memory system and operating method that include a controller generating instruction information for sequential completion of program operations across multiple memory dies, ensuring data continuity and processing stability by coordinating write commands and sequence numbers to guarantee sequential programming.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multiple memory dies are used to increase storage capacity, then the storage capacity is improved, but data integrity and programming sequence control become more difficult to maintain
Solution Approach 1:
The patent divides the memory device into multiple memory dies (first memory die, second memory die, etc.), each containing multiple memory blocks. This segmentation allows the system to achieve high storage capacity while maintaining manageable complexity through hierarchical organization. The controller manages each memory die independently with sequential programming control, ensuring data integrity across the segmented structure.
Solution Approach 2:
The patent implements a feedback mechanism where the controller receives completion notifications from memory dies after sequential programming operations. This feedback loop allows the controller to verify that programming operations are completed in the correct sequence across multiple memory dies, ensuring data integrity is maintained despite the increased capacity from using multiple dies.
2Reliability
If sequential programming control is implemented across multiple memory dies, then data integrity is improved, but the complexity of the controller increases
Solution Approach 1:
The patent applies preliminary action by having the controller pre-establish and transmit instruction information to memory dies before actual programming operations. This instruction information specifies the sequential completion requirements, allowing memory dies to execute programming operations in the correct sequence without requiring complex real-time coordination, thus reducing controller complexity while maintaining data integrity.
Solution Approach 2:
The patent introduces instruction information as an intermediary between the controller and memory dies. This instruction information acts as a mediator that carries sequential programming requirements from the controller to the memory dies, simplifying the communication protocol. Instead of direct complex coordination, the controller simply transmits pre-prepared instruction information, reducing controller complexity while ensuring reliable sequential programming.
3Productivity
If programming operations are performed simultaneously across multiple memory dies, then processing speed is improved, but programming sequence control becomes difficult
Solution Approach 1:
The patent applies dynamics by allowing memory dies to operate in a flexible sequential manner rather than rigid serial order. The controller dynamically manages programming operations across multiple memory dies by transmitting instruction information that specifies completion sequences. This dynamic approach enables parallel processing capability while maintaining sequence control, improving productivity without excessive complexity.
Solution Approach 2:
The patent ensures continuity of useful action by implementing sequential programming control that maintains proper operation order across multiple memory dies. The controller continuously manages programming operations through instruction information transmission, ensuring that programming actions are completed in the correct sequence. This continuous coordination enables efficient parallel processing while preventing sequence errors, maintaining high productivity.
Data Source
AI summary
A memory system may include: a memory device including a plurality of memory dies; and a controller suitable for generating instruction information instructing sequential completion of program operations for the plurality of memory dies in response to a write command and transmitting the write command and the instruction information to the memory device.