Memory Controller Shared Enable Signal Initialization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face challenges in efficiently initializing and managing multiple memory devices coupled via a shared bus, leading to limitations in power consumption, processing speed, and data integrity, particularly in terms of flexibility and pin count reduction.
Innovation Solution
The implementation of a system where memory devices receive a shared enable signal and are configured to operate in parallel or series, allowing a memory controller to assign unique volume addresses, thereby enabling flexible control and optimizing between power use and performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple memory devices are coupled via a shared bus with individual enable signals, then each memory device can be independently controlled, but the pin count on the memory controller increases
Solution Approach 1:
The patent combines multiple individual enable signals into a single shared enable signal that is distributed to multiple memory devices. This merging approach reduces the number of pins required on the memory controller while maintaining the ability to independently control each memory device through address decoding logic within the devices themselves.
Solution Approach 2:
The shared enable signal serves multiple memory devices simultaneously, making a single signal line universal for controlling multiple devices. This multi-functionality allows the same enable signal to activate different memory devices based on the accompanying address information, reducing pin count while preserving control flexibility.
2Productivity
If memory devices are initialized in parallel, then initialization speed is improved, but power consumption increases
Solution Approach 1:
The patent implements dynamic initialization where memory devices can be initialized in parallel when the shared enable signal is asserted, but the system can transition to sequential initialization for specific devices when needed. This dynamic approach allows the system to optimize between speed and power consumption based on operational requirements.
Solution Approach 2:
The initialization process uses periodic assertion and de-assertion of the shared enable signal to control groups of memory devices. By periodically enabling specific subsets of devices rather than all devices continuously, the system achieves fast initialization when needed while reducing power consumption during normal operation.
3Device complexity
If a shared enable signal is used for multiple memory devices, then pin count is reduced, but the ability to independently manage device initialization is limited
Solution Approach 1:
The patent segments the memory system into multiple devices that share a common enable signal but maintain independent address spaces. Each memory device contains internal logic to decode addresses and determine when to respond, allowing the memory controller to independently manage initialization by targeting specific devices through address information rather than requiring separate control signals.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Systems, devices, memory controllers, and methods for initializing memory are described. Initializing memory can include configuring memory devices in parallel. The memory devices can receive a shared enable signal. A unique volume address can be assigned to each of the memory devices.