Memory Controller Sleep Mode Data Transfer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In data processing systems, existing technologies face challenges in efficiently managing the transfer and storage of internal data between a memory system and a host, particularly during sleep mode transitions, leading to inefficiencies in power management and operational performance.

Innovation Solution

A data processing system that includes a nonvolatile memory device, a volatile memory device, and a controller, which temporarily stores internal data in the volatile memory, compares data size for sleep mode commands, divides data if necessary, and transfers it to the host, and upon waking, restores data from the host to the volatile memory, optimizing power usage and performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If the memory system enters sleep mode by suspending power to the volatile memory device, then power consumption is reduced, but data transfer time and operational performance deteriorate

Engineering Contradiction:
Improvepower consumptionVSAvoiddata transfer time
Core Design Contradiction:
Use of energy by moving objectVSLoss of time

Solution Approach 1:

The controller transfers internal data from the volatile memory device to the host before suspending power (entering sleep mode). This preliminary action ensures data is preserved outside the volatile memory, eliminating the need for data recovery operations when exiting sleep mode and reducing overall data transfer time.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

When exiting sleep mode, the controller proactively requests and receives internal data from the host before resuming normal operations. This preliminary data retrieval minimizes operational delays by ensuring data is ready before the volatile memory becomes fully operational again.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If the controller transfers all internal data to the host before sleep mode, then data preservation is improved, but device complexity and processing overhead increase

Engineering Contradiction:
Improvedata preservationVSAvoidcontroller processing overhead
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The controller selectively identifies and transfers only the necessary internal data (such as metadata, mapping information, or operation-specific data) to the host, rather than transferring all data uniformly. This selective approach maintains data preservation while reducing processing overhead and complexity.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The controller transfers a partial set of internal data that is sufficient for maintaining system state and enabling quick resumption of operations, rather than transferring excessive amounts of data. This partial action approach balances reliability with processing efficiency.

Inventive Principle:
Principle #16Partial or excessive action

3Speed

If the volatile memory device maintains power during sleep mode, then operational speed is improved, but power consumption increases

Engineering Contradiction:
Improveoperational speedVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The controller transfers critical internal data to the host before power suspension, creating a preliminary data backup that enables the system to enter deep sleep mode with zero power consumption to volatile memory, while still maintaining the ability to quickly resume operations using the hosted data.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The host acts as an intermediary storage medium for internal data during sleep mode. By offloading data to the host, the system can suspend power to volatile memory completely, achieving minimal power consumption while the host serves as the intermediate storage that enables quick system resumption.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS11294597B2Apparatus and method for transferring internal data of memory system in sleep mode
Publication Date: 2022.04.05 SK HYNIX INC
  • US11294597B2 patent drawing
  • US11294597B2 patent drawing
  • US11294597B2 patent drawing

AI summary

A memory system may include: a nonvolatile memory device; a volatile memory device to which power is suspended in the sleep mode; and a controller configured to temporarily store internal data in the volatile memory device, the internal data being generated during processing of an operation of the nonvolatile memory device. When a sleep command is received by the memory system from a host, the controller may output the internal data stored in the volatile memory device to the host in response to the sleep command, and then may transfer an acknowledgement for an entry into the sleep mode to the host and enter the sleep mode.