Memory Controller Tag Lines for Host-Free Data Sharing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing system-on-chips (SoCs) face inefficiencies in data sharing among processors and accelerators due to software-mediated memory copy and synchronization, leading to significant time and resource wastage.
Innovation Solution
A memory controller with a tag line system that determines the serviceability of request packets based on producer or consumer status, allowing for efficient data sharing and synchronization without host processor intervention.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If software-mediated memory copy and synchronization is used between producer and consumer, then data consistency is ensured, but significant time and resources are wasted due to host processor intervention
Solution Approach 1:
The memory controller autonomously manages data sharing between producer and consumer devices by implementing a tag line system with service bits. The controller self-determines whether request packets are serviceable without host processor intervention, enabling automatic synchronization and eliminating software-mediated memory copy operations while maintaining data consistency
Solution Approach 2:
The memory controller acts as an intermediary between producer and consumer devices, implementing a tag line system that tracks data serviceability. The controller intercepts and manages request packets, using tag lines with service bits to determine whether data can be shared directly, thereby mediating the data flow and eliminating the need for host processor involvement in synchronization
2Reliability
If software-mediated memory copy and synchronization is used between producer and consumer, then data consistency is ensured, but a significant amount of resources (e.g., memory) are wasted
Solution Approach 1:
The memory controller autonomously manages data sharing between producer and consumer devices by implementing a tag line system with service bits. The controller self-determines whether request packets are serviceable without host processor intervention, enabling automatic synchronization and eliminating software-mediated memory copy operations while maintaining data consistency
Solution Approach 2:
The memory controller acts as an intermediary between producer and consumer devices, implementing a tag line system that tracks data serviceability. The controller intercepts and manages request packets, using tag lines with service bits to determine whether data can be shared directly, thereby mediating the data flow and eliminating the need for host processor involvement in synchronization
3Productivity
If a tag line system with service bits is implemented in the memory controller, then host processor intervention is eliminated and processing efficiency is improved, but device complexity increases
Solution Approach 1:
The memory controller implements a tag line system where each tag line contains a service bit that segments the tracking of data serviceability. This segmentation allows the controller to independently manage and evaluate each data request without complex global coordination, improving processing efficiency while keeping the complexity modular and manageable
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A data sharing method of a memory controller in an environment including a plurality of operation devices, including: determining whether a request packet corresponds to a predetermined operation device; determining whether an address included in the request packet corresponds to a predetermined address; obtaining a tag line corresponding to the request packet; and determining whether the request packet is serviceable based on a service bit included in the tag line.