Memory Controller Terminal Arrangement for Signal Skew Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory systems experience signal skew and interference during data input/output operations due to signal line intersections, which can lead to performance issues and increased costs from adding separate package layers to prevent these problems.

Innovation Solution

The memory system incorporates a physical interface circuit with data input/output terminals arranged in a specific pattern to prevent signal line intersections, allowing data to be transmitted through multiple channels without crossing, thereby reducing signal skew and interference.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data input/output terminals for different channels are arranged adjacent to each other, then signal transmission efficiency is improved, but signal skew and interference occur due to signal line intersections

Engineering Contradiction:
Improvesignal transmission efficiencyVSAvoidsignal integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies dimensionality change by transitioning from a two-dimensional planar arrangement of terminals to a three-dimensional stacked arrangement. Terminals for different channels are positioned at different heights (vertical dimension) rather than adjacent in the same plane, which prevents signal line intersections while maintaining transmission efficiency. The vertical stacking allows signal lines to run in different spatial layers without crossing, thus resolving the contradiction between transmission efficiency and signal integrity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Reliability

If signal lines are arranged to prevent intersections, then signal skew and interference are prevented, but device complexity increases due to additional routing requirements

Engineering Contradiction:
Improvesignal integrityVSAvoidrouting complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

By utilizing the vertical dimension for terminal arrangement, the patent simplifies routing complexity. Signal lines can be directly connected to terminals at their respective vertical positions without requiring complex lateral routing to avoid intersections. This vertical stacking approach naturally prevents signal line crossings while maintaining simple, direct signal paths, thus resolving the contradiction between signal integrity and routing complexity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Reliability

If separate package layers are added to prevent signal line intersections, then signal skew and interference are prevented, but manufacturing cost increases

Engineering Contradiction:
Improvesignal integrityVSAvoidmanufacturing cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent achieves signal line separation by utilizing the vertical dimension within the existing package structure, rather than adding separate package layers. Terminals for different channels are positioned at different heights, allowing signal lines to be routed in different vertical layers without requiring additional external package layers. This approach prevents signal intersections while avoiding the increased manufacturing costs associated with adding separate package layers.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS11474740B2Memory system and memory controller
Publication Date: 2022.10.18 SK HYNIX INC
  • US11474740B2 patent drawing
  • US11474740B2 patent drawing
  • US11474740B2 patent drawing

AI summary

Embodiments of the present disclosure relate to a memory system and a memory controller, in which data input/output terminals in different data input/output terminal groups corresponding to different channels may be arranged adjacent to each other, thereby preventing skew of a signal occurring during data input/output operations and interference between different signals and reducing the cost required for implementing the memory system.