Memory Controller Command Signal Timing Adjustment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory controllers face challenges in reducing the timing overhead of command signals transmitted to memory devices, which affects the throughput of memory systems.
Innovation Solution
A memory controller is designed with a command generator that produces phase difference information for command signals, and a memory interface that adjusts the timing of these signals based on this information, ensuring they align with standard timing defined in controller-memory interface standards.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of time
If command signal timing is adjusted based on phase difference information, then timing overhead is reduced, but device complexity increases
Solution Approach 1:
The command generator pre-calculates and generates phase difference information representing the timing offset between internally generated command signals and standard timing. This preliminary calculation allows the memory interface to directly compensate for timing overhead without complex real-time adjustments, reducing the actual timing overhead while managing device complexity through pre-computation.
Solution Approach 2:
Phase difference information acts as an intermediary parameter that bridges the gap between internally generated command signals and standard timing requirements. The memory interface uses this intermediate representation to adjust command signal timing, avoiding the need for complex direct timing control mechanisms while effectively reducing timing overhead.
2Productivity
If command signal timing is adjusted to match standard timing, then throughput is improved, but manufacturing precision requirements increase
Solution Approach 1:
The system changes the timing parameter of command signals by adding phase difference information to adjust the timing offset. This parameter adjustment allows command signals to align with standard timing definitions, improving memory system throughput while using software/firmware-based timing correction rather than requiring high-precision hardware timing circuits.
3Loss of time
If phase difference information is generated for command signals, then timing overhead is reduced, but command generator complexity increases
Solution Approach 1:
The command generator performs preliminary calculation of phase difference information based on the system clock frequency and standard timing requirements. This pre-computation approach allows the generator to produce accurately timed command signals without requiring complex real-time timing control logic, reducing timing overhead while managing generator complexity through advance preparation.
Data Source
AI summary
A memory controller for a memory device, the memory controller including: a command generator configured to generate a command signal based on a system clock signal, and to generate phase difference information for the command signal; and a memory interface configured to receive the command signal and the phase difference information from the command generator, to adjust a timing of the command signal based on the phase difference information, and transmit the command signal of which the timing is adjusted as a timing adjusted command signal to the memory device.