Memory Controller Threshold Voltage Margin Analysis
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory devices face issues with data integrity and performance due to power loss during programming or erasing operations, leading to incomplete programming, unstable threshold voltage states, and increased susceptibility to errors and data retention issues, especially in scenarios without hold-up capacitance.
Innovation Solution
A memory controller performs a threshold voltage margin analysis to determine the condition of memory cells after a power loss, using adjusted read voltages to assess the read window budget and implement source shifting to ensure data integrity and prevent misplacement, thereby mitigating the effects of asynchronous power losses without the need for hold-up capacitance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If hold-up capacitance is used to protect against power loss, then data integrity is improved, but device complexity and cost increase
Solution Approach 1:
The patent extracts the hold-up capacitance component from the system and replaces it with a software-based threshold voltage margin analysis method. The controller performs verification reads at multiple threshold voltages to detect incomplete programming without requiring additional hardware protection components, thereby eliminating the capacitance while maintaining data integrity.
Solution Approach 2:
The patent replaces the electrical/hardware-based hold-up capacitance protection mechanism with a software/control-based threshold voltage analysis system. The controller uses multiple verification reads at different threshold voltages to detect and correct issues from power loss, substituting hardware protection with intelligent control logic.
2Reliability
If threshold voltage margin analysis is performed, then data integrity is improved, but use of energy increases
Solution Approach 1:
The patent applies partial verification by performing threshold voltage margin analysis only on specific memory blocks that were programmed before a power loss event, rather than verifying the entire memory array. The controller identifies affected blocks and performs targeted verification reads, reducing the overall energy consumption compared to a full memory verification while still ensuring data integrity for the critical affected regions.
3Manufacturing precision
If multiple verification reads are performed, then manufacturing precision is improved, but productivity decreases
Solution Approach 1:
The patent segments the verification process into multiple threshold voltage levels, performing reads at different voltage thresholds (e.g., first threshold voltage, second threshold voltage) to progressively verify programming accuracy. This segmented approach allows the system to detect incomplete programming at each stage and apply corrective actions, improving overall programming precision while managing the time overhead through targeted verification of only affected memory blocks.
Data Source
AI summary
The present disclosure is related to a threshold voltage margin analysis. An example embodiment apparatus can include a memory and a controller coupled to the memory. The controller is configured to determine a previous power loss of a memory to be an asynchronous power loss, and identify a portion of the memory last subject to programming operations during the determined asynchronous power loss. The controller is further configured to perform a threshold voltage (Vt) margin analysis on the portion of the memory responsive to the determined asynchronous power loss.