Memory Controller Write Method for Error Bit Correction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing data write methods for non-volatile memory devices are inefficient due to repeated writing of encoded data to correct error bits, leading to increased write time and power consumption, and potential bit flipping, which affects data reliability.
Innovation Solution
A data write method that encodes data into a codeword, performs a verify operation to check for error bits, and if the error bit number exceeds a threshold, writes the codeword again using a different write condition, such as altered voltage or pulse duration, to correct errors and improve write efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the encoded data is written repeatedly to correct error bits, then the data reliability is improved, but the write time increases significantly
Solution Approach 1:
The patent changes the write voltage parameter from the original write voltage to a higher reinforced write voltage when error bits are detected. This parameter change allows for more effective correction of stuck bits and reduces the number of repeated write operations needed, thereby improving data reliability while reducing overall write time.
Solution Approach 2:
The patent implements a feedback mechanism where the verify operation results are used to determine whether to perform additional reinforced write operations. If error bits are detected during verification, the system feeds back this information and performs targeted reinforced writes only on the erroneous bits, rather than rewriting the entire codeword repeatedly.
2Reliability
If the encoded data is written repeatedly to ensure correctness, then the data reliability is improved, but the power consumption increases
Solution Approach 1:
The patent uses parameter changes by switching to a higher write voltage only when necessary (when error bits are detected), rather than continuously applying high voltage. This reduces overall power consumption while maintaining data reliability through targeted reinforced write operations.
Solution Approach 2:
The patent applies partial action by performing reinforced write operations only on the specific error bits detected during verification, rather than rewriting the entire codeword. This reduces the total energy consumption while still achieving the required data reliability.
3Reliability
If the encoded data is written repeatedly to correct errors, then the data reliability is improved, but the bit remaining life is reduced due to excessive write voltage application
Solution Approach 1:
The feedback mechanism enables the system to detect error bits and apply reinforced write voltage only when and where needed. This prevents unnecessary repeated application of write voltage to already correct bits, thereby extending bit remaining life while maintaining data reliability through targeted error correction.
Solution Approach 2:
By applying reinforced write voltage only to the minimal necessary portions (error bits) rather than the entire codeword repeatedly, the patent reduces the cumulative stress on memory cells, thereby extending bit remaining life while still achieving required data reliability.
4Reliability
If the verify operation is performed thoroughly to ensure data correctness, then the data reliability is improved, but the write time increases
Solution Approach 1:
The verify operation provides feedback on which specific bits contain errors, enabling targeted reinforced write operations only on those error bits. This feedback-driven approach reduces the total verification and correction time compared to thorough but indiscriminate repeated writing of the entire codeword.
Solution Approach 2:
The patent performs verification thoroughly to ensure reliability, but applies corrective action only partially (only to error bits) rather than rewriting the entire codeword. This combination maintains high data reliability while reducing the time penalty associated with excessive verification and correction operations.
Data Source
AI summary
A data write method for writing data is provided. The data writing method is adapted to a memory controller adopting an ECC scheme and includes: encoding the data to generate a codeword; writing the codeword into the memory array according to a first write condition; and performing a verify operation. The step of performing the verify operation includes: reading the codeword from the memory array; comparing the read codeword with the codeword and obtaining an error bit number of the read codeword; decoding the read codeword to generate a decoded data by an ECC decoder; comparing the decoded data with the data; and comparing the error bit number of the read codeword with a pass threshold if the decoded data is identical to the data. If the error bit number of the read codeword is greater than the pass threshold, the data write method further comprises writing the codeword into the memory array according to a second write condition, where the second write condition is different from the first write condition. In addition, a memory storage device using the data write method is also provided.


