Memory Controller Writing Mode Table for Flash Data Integrity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current multilevel flash memory data writing processes are inefficient due to the need for power shutdown protection, resulting in prolonged processing times, and existing solutions to prevent data corruption during power shutdowns are not effective in reducing writing time.

Innovation Solution

A nonvolatile storage device with a memory controller that allows for a high-speed writing mode separate from power shutdown protection, using a writing mode table to switch between single level and multilevel writing modes, enabling faster data writing without compromising data integrity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If power shutdown protection measures are implemented during data writing to multilevel flash memory, then data integrity is protected, but data writing time becomes excessively long

Engineering Contradiction:
Improvedata integrityVSAvoiddata writing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent implements dynamic writing mode selection that adapts to operational context. The system switches between first writing mode (power shutdown protection) and second writing mode (high-speed writing) based on whether power shutdown protection is needed, allowing optimal performance for each scenario rather than using a fixed conservative approach

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the writing mode parameter based on operational requirements. By setting a writing mode flag that can be changed between first writing mode (with power shutdown protection) and second writing mode (without power shutdown protection), the system optimizes the balance between data integrity and writing speed for different use cases

Inventive Principle:
Principle #35Parameter changes

2Loss of time

If high-speed data writing is performed without power shutdown protection, then writing time is reduced, but data may become erroneous upon power shutdown

Engineering Contradiction:
Improvedata writing timeVSAvoiddata integrity
Core Design Contradiction:
Loss of timeVSReliability

Solution Approach 1:

The system dynamically selects writing mode based on whether power shutdown protection is required. When high-speed writing is selected, the system operates in second writing mode without protection measures, accepting the trade-off for speed-critical applications where power shutdown is not a concern

Inventive Principle:
Principle #15Dynamics

3Quantity of substance

If multilevel writing is used to increase recording density, then storage capacity is improved, but writing complexity and time increase due to power shutdown concerns

Engineering Contradiction:
Improvestorage capacityVSAvoiddata writing time
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The patent applies dynamic mode selection to multilevel writing operations. By allowing switching between first writing mode (with protection) and second writing mode (without protection), the system can perform high-speed multilevel writing when appropriate, reducing the time penalty associated with power shutdown protection while maintaining the high storage capacity benefits of multilevel writing

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8819329B2Nonvolatile storage device, access device and nonvolatile storage system
Publication Date: 2014.08.26 PANASONIC HOLDINGS CORP
  • US8819329B2 patent drawing
  • US8819329B2 patent drawing
  • US8819329B2 patent drawing

AI summary

A memory controller includes a reading/writing control unit for controlling writing and reading of data to and from a physical block of a nonvolatile memory, a writing mode table for storing one of a first writing mode of protecting data against a power shutdown during writing and a second writing mode of writing data at a higher speed than the first writing mode, and a setting unit for setting the writing mode received from an access device in a writing mode table. The reading/writing control unit performs data writing based on the writing mode that has been set in the writing mode table.