Memory Cut Selection for Power Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional multi-master, multi-bank memory controller architectures experience high dynamic and leakage power consumption due to the constant enabling of both even and odd cuts during data transactions, regardless of transaction type or validity of data, leading to inefficient power management.

Innovation Solution

A system and method that selectively enable memory cuts based on transaction type, using a strobe signal to determine which cuts to activate, and a power management unit to configure memory banks to a low power mode until a valid transaction request is received, allowing for dynamic power reduction by enabling only necessary cuts during data transactions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If both even and odd cuts are constantly enabled during data transactions, then data access reliability is maintained, but power consumption increases

Engineering Contradiction:
Improvedata access reliabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic enabling/disabling of memory cuts based on transaction type. The memory controller selectively enables only the required cut (even or odd) depending on whether the transaction is a read or write operation, rather than constantly enabling both cuts. This dynamic adaptation reduces power consumption while maintaining data access reliability when needed.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent applies different enabling states to different parts of the memory structure. Instead of uniformly enabling all cuts, the controller applies local quality by enabling only the specific cut required for the current transaction type, thereby reducing overall power consumption while maintaining reliability for the active transaction.

Inventive Principle:
Principle #3Local quality

2Speed

If both even and odd cuts are enabled for all transactions, then data access speed is maintained, but power management efficiency deteriorates

Engineering Contradiction:
Improvedata access speedVSAvoidpower management efficiency
Core Design Contradiction:
SpeedVSProductivity

Solution Approach 1:

The system dynamically adjusts cut enabling based on transaction profiling. For read transactions, the required cut is enabled to maintain fast access speed. For write transactions, the controller selectively enables only the necessary cut, improving power management efficiency while preserving data access speed when required.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the operational parameters of the memory cuts based on transaction type. By modifying which cuts are enabled (a parameter change) according to whether the transaction is read or write, the system optimizes both speed and power management efficiency without compromising data access performance.

Inventive Principle:
Principle #35Parameter changes

3Use of energy by moving object

If memory cuts are selectively enabled based on transaction type, then power consumption is reduced, but system complexity increases

Engineering Contradiction:
Improvepower consumptionVSAvoidsystem complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent implements preliminary action by having the memory controller identify the transaction type (read or write) before enabling the corresponding cut. This preliminary identification allows the system to selectively enable only the necessary cut, reducing power consumption while managing complexity through advance transaction type detection and conditional enabling.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS10127107B2Method for performing data transaction that selectively enables memory bank cuts and memory device therefor
Publication Date: 2018.11.13 NXP USA INC
  • US10127107B2 patent drawing
  • US10127107B2 patent drawing
  • US10127107B2 patent drawing

AI summary

A system for performing a data transaction between a memory and a master via a bus based on a strobe signal. The memory includes at least one memory bank having first and second cuts. The data transaction is either a read transaction or a write transaction. The system includes an input and output interface in communication with the master for receiving a data transaction request, an identifying unit that identifies a type of the data transaction, a control unit that selectively enables at least one of the first and second cuts based on the data transaction type, and a data processing unit that processes data to be read from or written to the enabled cut based on the data transaction type.