Memory Data Line Initialization for Booting Error Prevention

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

During the booting operation of a computer system, there is a risk of unintended errors due to mismatched BIOS information between read-only memory (ROM) and non-ROM memory, particularly when the system attempts to perform a warm boot when it should be performing a cold boot, leading to incorrect data output.

Innovation Solution

A semiconductor device with a memory bank, data line, and data line control unit that initializes the data line in response to a power-up signal and write command, preventing data output during the second booting operation mode to ensure accurate BIOS information retrieval from ROM.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the memory device outputs BIOS information during the second booting operation mode (warm boot), then the booting operation can be faster due to non-ROM memory access, but unintended errors occur when the system should be performing a cold boot instead

Engineering Contradiction:
Improvebooting speedVSAvoidbooting operation accuracy
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies preliminary anti-action by initializing the data line to a high impedance state before the booting operation begins. This preliminary action prevents the memory device from outputting BIOS information during the second booting operation mode, thereby avoiding unintended errors before they can occur. The data line control unit proactively sets the data line state to prevent incorrect data output, rather than reacting to errors after they occur.

Inventive Principle:
Principle #9Preliminary anti-action

Solution Approach 2:

The patent implements preliminary action by initializing the data line during the power-up phase, before any read operations are performed. The data line control unit sets the data line to a high impedance state in advance, ensuring that even if the system enters the second booting operation mode, no incorrect BIOS information will be output. This preliminary preparation of the data line state prevents potential errors.

Inventive Principle:
Principle #10Preliminary action

2Loss of time

If the data line remains uninitialized during the second booting operation mode, then BIOS information can be quickly accessed from non-ROM memory, but incorrect data may be outputted causing booting errors

Engineering Contradiction:
Improvebooting timeVSAvoiddata output accuracy
Core Design Contradiction:
Loss of timeVSManufacturing precision

Solution Approach 1:

The patent applies local quality by differentiating the state of the data line based on the booting operation mode. During the second booting operation mode, the data line is specifically initialized to a high impedance state, while other data lines may remain in their normal operational states. This localized control of the data line state ensures that only the specific data path used for BIOS information output is controlled, maintaining precision without affecting overall system performance.

Inventive Principle:
Principle #3Local quality

3Reliability

If the memory device prevents BIOS information output during the second booting operation mode, then booting errors are avoided, but additional control circuitry and initialization steps are required

Engineering Contradiction:
Improvebooting operation accuracyVSAvoiddata line control structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent introduces an intermediary component, the data line control unit, which mediates between the memory device and the external environment. This control unit receives control signals and accordingly initializes or releases the data line state. By introducing this intermediary, the system achieves reliable control over data output without requiring complex modifications to the core memory device architecture, balancing reliability with manageable complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS9489022B2Memory apparatus and computer system including the same
Publication Date: 2016.11.08 MIMIRIP LLC
  • US9489022B2 patent drawing
  • US9489022B2 patent drawing
  • US9489022B2 patent drawing

AI summary

A semiconductor device includes a memory bank, a data line and a data line control unit. The memory bank stores data. The data line transfers data to be stored in or output from the memory bank. The data line control unit initializes the data line in response to a power-up signal and a write command.