Memory Structure Layout With Defect Detector and Dam Protection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor devices face challenges in increasing data storage capacity while maintaining reliability and efficiency.

Innovation Solution

The semiconductor device incorporates a substrate with specific regions for a memory structure, a defect detector, and a dam structure. The memory structure includes driving circuits, interconnection structures, and through vias, while the defect detector and dam structure provide protection and defect detection capabilities.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the memory structure is expanded to increase data storage capacity, then the storage capacity is improved, but the reliability and defect detection capability may deteriorate due to increased complexity and larger area

Engineering Contradiction:
Improvedata storage capacityVSAvoiddevice reliability
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The semiconductor device is divided into distinct functional regions: a first region for the memory structure, a second region for the defect detector, and a third region for the dam structure. This segmentation allows the memory structure to be expanded for increased storage capacity while maintaining dedicated areas for reliability monitoring and protection, preventing the worsening of reliability as capacity increases.

Inventive Principle:
Principle #1Segmentation

2Reliability

If the defect detector is added to monitor and detect defects, then the reliability is improved, but the device complexity and manufacturing difficulty increase

Engineering Contradiction:
Improvedefect detection capabilityVSAvoidstructure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The defect detector is integrated into the semiconductor device structure by merging it with the existing memory structure and dam structure. The defect detector is positioned in the second region, surrounding the memory structure, and shares the common substrate and interconnection architecture. This merging approach enables defect detection capability while minimizing the increase in overall device complexity compared to adding a completely separate detection system.

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If the dam structure is added to protect the memory structure, then the reliability is improved, but the manufacturing precision and process difficulty increase

Engineering Contradiction:
Improveprotection capabilityVSAvoidstructural precision
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The dam structure is formed in the third region surrounding the memory structure before final device operation. This preliminary action allows the dam structure to be integrated into the manufacturing process flow, establishing protective boundaries in advance. By preparing the dam structure during the manufacturing process rather than as a post-processing addition, the precision requirements are managed within the existing fabrication capabilities without requiring extraordinary manufacturing precision.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12211758B2Semiconductor devices having a defect detector and data storage systems including the same
Publication Date: 2025.01.28 SAMSUNG ELECTRONICS CO LTD
  • US12211758B2 patent drawing
  • US12211758B2 patent drawing
  • US12211758B2 patent drawing

AI summary

A semiconductor device and data storage system, the device including a substrate having a first region, a second region surrounding the first region, and a third region surrounding the second region; a memory structure on the first region; a first defect detector on the second region; and a dam structure on the third region, wherein the dam structure surrounds the first defect detector and includes a plurality of conductive lines stacked on the third region.