Memory System Data Defragmentation for Boot Procedure Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory systems experience performance loss, increased boot-up time, and power consumption during the system boot procedure due to inefficient data access patterns, particularly in systems that request increasing amounts of data during boot-up, leading to underutilization of time and resources.

Innovation Solution

Implementing a data defragmentation technique that records logical addresses accessed during boot-up and determines a write random index to relocate data from a first portion of the memory system to a second portion if the index satisfies a threshold, optimizing data access by rearranging it into a sequential pattern, thereby reducing read operations and command latency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data is stored in random locations during boot procedure, then data can be written efficiently, but read operations become slower and boot-up time increases

Engineering Contradiction:
Improveboot-up speedVSAvoidboot-up time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The system performs preliminary defragmentation during boot-up by detecting random write patterns and proactively relocating data to sequential locations before subsequent read operations occur. This preliminary reorganization reduces the time needed for sequential reads during the boot process.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system dynamically adjusts data storage patterns during boot-up by monitoring write operations and switching from random write patterns to sequential write patterns. This dynamic adaptation allows the system to optimize both write efficiency during initialization and read performance during boot execution.

Inventive Principle:
Principle #15Dynamics

2Speed

If data access patterns are optimized during boot-up, then read speeds improve, but processing complexity increases

Engineering Contradiction:
Improveread speedVSAvoidprocessing complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The memory system performs self-optimization by automatically detecting random write patterns and executing defragmentation operations without external intervention. The system monitors its own access patterns and reorganizes data autonomously, reducing the need for complex external control mechanisms.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The system implements feedback mechanisms where the memory controller monitors write operation patterns and uses this information to trigger defragmentation when random patterns are detected. This closed-loop approach automatically adjusts data organization based on observed behavior, simplifying the overall control architecture.

Inventive Principle:
Principle #23Feedback

3Productivity

If data is relocated to sequential positions, then boot procedure efficiency improves, but power consumption increases

Engineering Contradiction:
Improveboot procedure efficiencyVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The system performs partial defragmentation by only relocating data when random write patterns are detected during boot-up, rather than continuously defragmenting. This selective approach optimizes boot procedure efficiency while minimizing unnecessary power consumption that would result from constant data reorganization.

Inventive Principle:
Principle #16Partial or excessive action

Solution Approach 2:

The system executes defragmentation operations periodically or event-driven (when random patterns are detected) rather than continuously. This periodic action allows the system to maintain boot efficiency while reducing overall power consumption compared to continuous optimization.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS11847468B2Data defragmentation for a system boot procedure having random indexes indicating a relationship between sequential logical addresses and random logical addresses
Publication Date: 2023.12.19 MICRON TECHNOLOGY INC
  • US11847468B2 patent drawing
  • US11847468B2 patent drawing
  • US11847468B2 patent drawing

AI summary

Methods, systems, and devices for data defragmentation for a system boot procedure are described. The memory system may determine a write random index associated with a boot procedure. The write random index may indicate a relationship between a first quantity of sequential logical addresses accessed as part of the boot procedure and a second quantity of random logical addresses accessed as part of the boot procedure. The memory system may determine whether the write random index satisfies a threshold based on determining the write random index. In some cases, the memory system may transfer, to a second portion of the memory system, data stored in a first portion of the memory system based on determining that the write random index satisfies the threshold. The memory system may receive a request to perform the boot procedure after transferring the data and output, to the host system, the data transferred.