Memory Interface Delay Paths for PVT-Stable Strobe Alignment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In high-speed clock-based systems, data and strobe signals alignment is disrupted by Process, Voltage, Temperature (PVT) variations, making it challenging to maintain signal integrity during data transfer and reception between integrated circuit chips.
Innovation Solution
The implementation of a dual-path system with phase comparators and adjustable delay circuits in integrated circuits, where the first path adjusts its delay based on the comparison of input signal edges at two points, and the second path adjusts its delay based on comparisons between these edges and further divided strobe signals, ensuring locked delay values for both paths.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a training process is performed to align data and strobe signals during memory initialization, then signal alignment is achieved initially, but PVT variations cause delay value changes that distort the alignment again
Solution Approach 1:
The patent employs phase comparators that continuously monitor the phase relationship between strobe signals at different points in the signal path and provide feedback to delay circuits. This closed-loop feedback mechanism allows the system to detect phase misalignment caused by PVT variations and automatically adjust delay values to maintain proper signal alignment, resolving the contradiction between initial alignment precision and long-term stability under varying conditions.
Solution Approach 2:
The patent dynamically changes the delay parameter of signal paths by adjusting delay circuit values based on phase comparison results. This parameter adjustment capability allows the system to compensate for PVT-induced delay variations, maintaining consistent signal alignment despite changes in process, voltage, or temperature conditions.
2Adaptability or versatility
If delay values in signal paths are allowed to vary with PVT conditions, then the system adapts to environmental changes, but the alignment between data and strobe signals becomes distorted
Solution Approach 1:
The phase comparators continuously monitor phase relationships and provide feedback to delay circuits, creating a closed-loop control system. This feedback mechanism ensures that while delay circuits can adapt to PVT variations, they do so in a controlled manner that maintains signal alignment precision, resolving the contradiction between adaptability and measurement precision.
Solution Approach 2:
The patent introduces dynamic adjustability to the delay circuits, allowing them to change their delay characteristics in response to phase comparison feedback. This dynamic behavior enables the system to adapt to PVT variations while maintaining alignment through continuous adjustment, rather than being fixed or purely variable without control.
3Ease of operation
If multiple delay circuits are used in series to transfer strobe signals, then signal distribution is achieved, but maintaining uniform delay values across paths becomes difficult under PVT variations
Solution Approach 1:
The patent uses phase comparators to monitor phase relationships at different points in the signal distribution network and provides feedback to individual delay circuits. This allows each delay circuit to be independently adjusted to maintain uniform delay values across multiple paths, resolving the contradiction between signal distribution capability and delay uniformity under PVT variations.
Solution Approach 2:
The patent divides the signal path into multiple segments with separate delay circuits, each independently controllable through phase comparison feedback. This segmentation allows precise control of delay in each segment to maintain overall uniformity, rather than using a single undifferentiated delay element that would be difficult to control uniformly across all paths.
Data Source
AI summary
An integrated circuit includes: a first path suitable for transferring an input signal from a first point to a second point; a second path suitable for transferring the input signal from the second point to a third point; a first phase comparator suitable for comparing an edge of the input signal at the first point with an edge of the input signal at the second point; and a second phase comparator suitable for comparing an edge of the input signal at the second point with an edge of the input signal at the third point, wherein the first path includes a first delay circuit whose delay value is adjusted based on a comparison result of the first phase comparator, and the second path includes a second delay circuit whose delay value is adjusted based on a comparison result of the second phase comparator.