Memory Device GIDL Erase Voltage Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing nonvolatile memory devices, such as flash memory, have relatively low write and read speeds and inefficient erase operations, which hinder their performance in storing data that needs to be retained without power supply.

Innovation Solution

The proposed memory device incorporates a memory block with peripheral circuits capable of performing an erase operation using a gate-induced drain leakage (GIDL) current generation operation, where a negative voltage is applied to the word lines during the GIDL current generation, and distinct erase voltages are applied during different periods of the erase operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If conventional erase operations are used in nonvolatile memory devices, then data retention is maintained, but erase efficiency is low

Engineering Contradiction:
Improveerase efficiencyVSAvoiddata retention
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies parameter changes by dynamically adjusting voltage levels during the erase operation. Specifically, a first voltage is applied during a first period and a second voltage (different from the first) is applied during a second period. This voltage parameter modification enables efficient GIDL current generation while maintaining data retention characteristics, resolving the contradiction between erase efficiency and data retention reliability.

Inventive Principle:
Principle #35Parameter changes

2Speed

If write and read operations are performed in nonvolatile memory devices, then data storage is achieved, but speeds are relatively low

Engineering Contradiction:
Improvewrite and read speedsVSAvoidoverall performance
Core Design Contradiction:
SpeedVSProductivity

Solution Approach 1:

The patent implements preliminary action through the GIDL current generation operation performed before the main data erase operation. By pre-establishing the necessary current conditions and voltage states during the first period, the subsequent data erase operation in the second period can proceed more efficiently and rapidly, thereby improving overall write and read speeds without compromising data retention.

Inventive Principle:
Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances the erase efficiency of the memory device by rapidly increasing the channel potential during the GIDL current generation operation, thereby improving the overall performance of the memory device in data retention and retrieval.

Implementation Method 1

peripheral circuits configured to perform an erase operation including a gate induced drain leakage (GIDL) current generation operation and a data erase operation using an GIDL current on the memory block

Methodology Applied
Scientific EffectGate induced drain leakage (GIDL) current:

Data Source

PatentUS20250149095A1Memory device and method of operating the same
Publication Date: 2025.05.08 SK HYNIX INC
  • US20250149095A1 patent drawing
  • US20250149095A1 patent drawing
  • US20250149095A1 patent drawing

AI summary

A memory device and a method of operating the same are provided. The memory device may include a memory block including a plurality of memory cells, peripheral circuits configured to perform an erase operation including a gate induced drain leakage (GIDL) current generation operation and a data erase operation using an GIDL current on the memory block, and control logic configured to control the peripheral circuits to perform the erase operation, wherein the control logic is configured to control the peripheral circuits to apply a negative voltage to word lines of the memory block during the GIDL current generation operation.