Memory Device Cache Program Performance via Latch Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory devices face inefficiencies in cache program operation performance due to limitations in data handling and verification processes, particularly in managing multiple program states and data latches during programming operations.
Innovation Solution
The memory device employs a sensing latch and multiple data latches to store and manage data across various program states, with control logic determining when to store and move data between latches based on verification results, optimizing the programming process by temporarily storing data in page buffers and efficiently managing program states.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If data is stored in multiple latches during programming operations, then data handling capability is improved, but device complexity increases
Solution Approach 1:
The patent divides the data storage function into separate latches: a first latch for storing program data and a second latch for storing verify results. This segmentation allows each latch to have a dedicated function, improving data handling capability during programming operations while maintaining manageable complexity through functional specialization.
Solution Approach 2:
The patent introduces a control logic unit as an intermediary that manages data transfer between latches and coordinates the programming and verification processes. This intermediary component simplifies the overall system by providing centralized control for data handling, reducing the complexity of managing multiple latches without compromising productivity.
2Reliability
If verify operations are performed for multiple program states, then programming reliability is improved, but operation time increases
Solution Approach 1:
The patent performs verify operations at specific intermediate program states (e.g., after programming to the first program state, then to the second program state) rather than only after completing all programming. This preliminary verification ensures reliability at critical stages while enabling faster overall operation by detecting and correcting issues early, reducing the need for rework.
Solution Approach 2:
The patent implements a feedback mechanism where verify results are stored in the second latch and fed back to control logic, which then determines whether to proceed to the next programming state or correct errors. This feedback loop ensures reliable programming by verifying at each stage while optimizing time by avoiding unnecessary verification steps once errors are detected and corrected.
Data Source
AI summary
The present disclosure relates to an electronic device. A memory device having improved cache program operation performance according to the present technology includes a plurality of memory cells, each programmed in any one of first to n-th program state where n is a natural number greater than, a sensing latch configured to store data sensed from a bit line connected to a selected memory cell among the plurality of memory cells, and a plurality of data latches configured to temporarily store data to be stored in the selected memory cell.