Memory Device Insulating Liner Isolation Leakage
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In memory devices, interference between adjacent pass transistors can lead to reduced breakdown voltage and increased leakage, which affects the efficient transfer of high program voltages required for memory operations.
Innovation Solution
The memory device incorporates a well structure with insulating liner layers and blocking layers to isolate pass transistors, reducing interference and enhancing breakdown voltage by forming a gate pattern between junction regions and a blocking layer to separate wells, thereby minimizing leakage between adjacent transistors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If pass transistors are formed adjacent to each other in conventional memory devices, then device density is improved, but interference between adjacent pass transistors increases causing reduced breakdown voltage and increased leakage
Solution Approach 1:
The patent divides the well structure into multiple isolated regions using insulating liner layers and blocking layers. Each pass transistor is contained within its own isolated well region, preventing electrical interference between adjacent transistors while maintaining high device density. The insulating liner layer forms vertical barriers between adjacent wells, effectively segmenting the substrate into independent transistor regions.
Solution Approach 2:
The patent introduces insulating liner layers and blocking layers as intermediary structures between adjacent pass transistors. These intermediary layers act as electrical barriers that prevent direct interaction between adjacent transistor channels, eliminating interference effects while allowing the transistors to remain in close proximity for high density.
2Productivity
If pass transistors are formed adjacent to each other in conventional memory devices, then device density is improved, but leakage between adjacent transistors increases
Solution Approach 1:
The well structure is segmented into isolated regions by insulating liner layers that extend vertically between adjacent wells. This segmentation creates electrical isolation barriers that prevent leakage current from flowing between adjacent pass transistors, while the transistors remain closely spaced for high device density.
Solution Approach 2:
Insulating liner layers and blocking layers serve as intermediary structures positioned between adjacent pass transistors. These intermediaries block the path of leakage current while allowing the transistors to maintain close proximity, thus preventing harmful leakage effects without sacrificing device density.
3Reliability
If insulating liner layers and blocking layers are added to isolate pass transistors, then breakdown voltage is improved, but device complexity increases
Solution Approach 1:
The patent implements a nested structure where insulating liner layers are formed within the well regions, and blocking layers are positioned within the insulating liner layers. This nested arrangement achieves effective electrical isolation through multiple layers while maintaining a compact vertical structure that does not significantly increase horizontal device footprint or overall complexity.
Solution Approach 2:
The patent transitions from two-dimensional planar isolation to three-dimensional vertical isolation by forming insulating liner layers that extend vertically through the well structure. This dimensional change allows effective isolation between adjacent transistors without requiring large horizontal spacing, thus improving breakdown voltage without proportionally increasing device complexity.
Data Source
AI summary
A memory device, and a method of manufacturing the same, includes a well formed in a substrate. The memory device also includes an insulating liner layer formed between the well and the substrate, the insulating linear layer enclosing the well. The memory device further includes first, second, and third junction regions included in the well enclosed by the insulating liner layer, the first, second, and third junction regions being spaced apart from each other. The memory device additionally includes a gate pattern disposed on the well between the first and second junction regions and a blocking layer included in the well, the blocking layer disposed between the second and third junction regions.