Memory Device Pin Biasing for Per-Device Addressability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Traditional memory systems require coordination between multiple signal paths to enter a per-device-addressability (PDA) mode, which increases circuitry and bandwidth usage.

Innovation Solution

A memory system where each memory device is configured to look for a specific pattern of pins to be biased, allowing it to enter PDA mode using only the command/address (CA) channel, eliminating the need for coordination between multiple signal paths.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If coordination between multiple signal paths is used to enter PDA mode, then reliability of mode entry is improved, but device complexity and bandwidth usage increase

Engineering Contradiction:
Improvereliability of PDA mode entryVSAvoidcircuitry complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent extracts the PDA mode entry function from the complex multi-signal-path coordination mechanism and implements it through a simplified pin biasing detection mechanism. Each memory device independently detects its own pin biasing state and enters PDA mode autonomously based on detecting a specific biasing pattern, eliminating the need for complex coordination between multiple signal paths while maintaining reliable mode entry.

Inventive Principle:
Principle #2Taking out (Extraction)

2Reliability

If coordination between multiple signal paths is used to enter PDA mode, then reliability of mode entry is improved, but bandwidth usage increases

Engineering Contradiction:
Improvereliability of PDA mode entryVSAvoidbandwidth usage
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The patent removes the bandwidth-consuming coordination signals between multiple signal paths and replaces them with local pin biasing detection. The memory device enters PDA mode by detecting the biasing state of its own pins, which are already being used for normal operation, thereby achieving reliable mode entry without additional bandwidth consumption.

Inventive Principle:
Principle #2Taking out (Extraction)

3Device complexity

If independent PDA mode entry is enabled, then device complexity is reduced, but measurement precision of pin configuration decreases

Engineering Contradiction:
Improvecircuitry complexityVSAvoidpin configuration detection accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The patent applies local quality by making each memory device's pin biasing detection independent and device-specific. Each device monitors its own pin configurations locally and enters PDA mode based on detecting a unique biasing pattern assigned to it. This localized detection approach simplifies the overall system complexity while maintaining precise pin configuration detection through device-specific biasing patterns.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS11494323B2Addressing scheme for a memory system
Publication Date: 2022.11.08 MICRON TECHNOLOGY INC
  • US11494323B2 patent drawing
  • US11494323B2 patent drawing
  • US11494323B2 patent drawing

AI summary

Methods, systems, and devices for addressing scheme for a memory system are described. A memory system may include a plurality of memory devices that are coupled with various command address (CA) channels via respective pins. In some examples, different pins of each memory device may be coupled with different CA channels. When the memory system receives a command to enter a memory device into a per-device addressability (PDA) mode, certain CA channels may be driven. One or more memory devices may enter the PDA mode based on certain pins of the respective memory device being biased.