Memory Device Self-Timed Path RC Delay Matching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory devices face inaccuracies in tracking memory operation paths due to mismatched resistances and capacitances between memory and self-time paths, leading to inconsistencies in voltage and timing, which affect performance, accuracy, and power consumption.
Innovation Solution
The memory device incorporates a self-timed path with vertically and horizontally matched loopbacks and dummy loads to synchronize internal and sense clock signals, ensuring accurate tracking of memory operations by matching RC delays and loads, thereby aligning the self-time path with the memory operation path.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of time
If the self-time path is used to track memory operations, then the memory device can be reset timely, but inaccuracies in tracking occur due to mismatched resistances and capacitances between memory and self-time paths
Solution Approach 1:
The patent modifies the parameters of the self-time path by adding dummy loads (capacitance) and adjusting resistance values to match the RC time constants of the memory operation path. This ensures that the self-time path accurately tracks the timing of memory operations, resolving the contradiction between timely reset and tracking accuracy.
Solution Approach 2:
The patent creates a simplified copy of the memory operation path called the self-time path, which includes a reference column, sense amplifier, and control circuitry that mirrors the main memory path. By matching the RC characteristics of this copy to the original path, accurate timing tracking is achieved without the complexity of the full memory array.
2Speed
If the self-time path is simplified for faster operation, then speed is improved, but tracking accuracy deteriorates due to mismatched RC delays
Solution Approach 1:
The patent adjusts the RC parameters (resistance and capacitance) of the self-time path components to match those of the memory operation path. Dummy loads are added to the self-time path to equalize the time constants, ensuring that timing tracking precision is maintained even as the path is simplified for faster operation.
3Measurement precision
If dummy loads are added to match RC delays, then tracking accuracy is improved, but device complexity increases
Solution Approach 1:
The patent creates a simplified copy of the memory operation path that uses dummy loads instead of full memory array structures. This copying approach maintains timing tracking precision while avoiding the complexity of replicating the entire memory array, achieving accurate tracking with reduced device complexity.
4Measurement precision
If the self-time path is made to exactly match the memory operation path, then tracking accuracy is improved, but area and design margins are compromised
Solution Approach 1:
The patent creates a simplified copy of the memory operation path that captures only the essential timing characteristics using dummy loads and reference structures. This selective copying approach achieves sufficient path matching accuracy for reliable operation while occupying significantly less area than a full replication of the memory array.
Data Source
AI summary
A memory device that accurately tracks memory operations includes a vertical loopback for tracking a sense clock signal to a row address decoder, and read and write reference bit lines in a reference column that include loopbacks for vertically tracking a selected bit line during read and write operations. Preferably the widths of word lines and a sense line are equal to enable the sense line to horizontally track any selected word line. The memory device also includes tri-state input/output (I/O) latches to latch sense amplifier outputs. A drive circuit of the tri-state I/O latch is disabled when the output is available at the corresponding sense amplifier and enabled when the output is latched by the latch circuit.