Memory Device Trace Collection for Low-Latency Address Tracking

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory systems face inefficiencies in tracking physical memory addresses, leading to undesirable latencies and resource consumption due to software-based address translation, and the memory device's availability for tracking is often not guaranteed by the host operating system.

Innovation Solution

A hardware-based solution where a memory device collects and stores trace data, including physical memory addresses, in a private volatile memory portion, allowing direct access to the host for improved management decisions, such as cache optimization and prefetching.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If software-based address translation is used to track physical memory addresses, then the host operating system can manage memory addresses, but latencies increase and resource consumption increases

Engineering Contradiction:
Improvephysical memory address tracking accuracyVSAvoidaddress translation latency
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent introduces a hardware-based trace collection unit within the memory device that acts as an intermediary to collect and store physical memory address information directly in volatile memory. This eliminates the need for software-based address translation by the host operating system, thereby reducing latencies while maintaining accurate tracking of physical memory addresses through dedicated hardware circuitry that operates independently of software overhead.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If software-based address translation is used, then memory management can be performed, but resource consumption increases

Engineering Contradiction:
Improvememory management capabilityVSAvoidhost processor resource consumption
Core Design Contradiction:
Adaptability or versatilityVSUse of energy by moving object

Solution Approach 1:

The memory device performs self-service by incorporating a trace collection unit that autonomously collects, processes, and stores physical memory address information without requiring host processor intervention. The volatile memory within the memory device serves itself by directly storing trace data in a designated region, eliminating the need for continuous software-based management and thereby reducing host processor resource consumption while maintaining full memory management capability.

Inventive Principle:
Principle #25Self-service

3Loss of information

If the host operating system is used to track physical memory addresses, then address information can be collected, but the availability for tracking is not guaranteed

Engineering Contradiction:
Improvephysical address trace data availabilityVSAvoidtracking availability guarantee
Core Design Contradiction:
Loss of informationVSReliability

Solution Approach 1:

The patent implements preliminary action by pre-allocating a dedicated region in volatile memory specifically for storing trace data before any memory operations occur. The trace collection unit is pre-configured to continuously capture physical address information and store it in this reserved space, ensuring that trace data is always available and not lost, regardless of the host operating system's state or priority, thereby guaranteeing tracking availability.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentEP4592856A1Systems and methods for collecting trace data via a memory device
Publication Date: 2025.07.30 SAMSUNG ELECTRONICS CO LTD
  • EP4592856A1 patent drawingFigure 1
  • EP4592856A1 patent drawingFigure 2
  • EP4592856A1 patent drawingFigure 3

AI summary

Systems and methods for collecting trace data via a memory device are disclosed. One method may include receiving, by the memory device, a command from a computing device; identifying, by the memory device, first data associated with the command; storing, by the memory device, the first data in a first portion of volatile memory of the memory device for reading by the computing device; and accessing, by the memory device, a second portion of the volatile memory, wherein the second portion of the volatile memory is configured to store a copy of second data stored in a non-volatile memory of the memory device.