Memory Die Line Shielding for Capacitive Coupling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As memory die sizes decrease, the potential for capacitive coupling effects between data lines increases, affecting the performance and reliability of memory devices.
Innovation Solution
Implementing a single-center architecture with two memory arrays, each coupled to a data line in the same plane and electrically isolated from the other, where one data line is driven with a previous data state to shield the opposing data line from capacitive coupling effects, using latch circuits to manage data operations and ensure proper shielding.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If memory die size is decreased to improve integration density, then manufacturing cost is reduced and integration density increases, but capacitive coupling effects between data lines increase causing performance degradation
Solution Approach 1:
A shield line is introduced as an intermediary element positioned between adjacent data lines. The shield line acts as a mediator that intercepts and redirects capacitive coupling effects, preventing direct interference between data lines. The shield line is connected to a reference voltage (such as ground or VCC) through a capacitor, allowing it to absorb and dissipate coupling noise while maintaining electrical isolation from the data lines.
Solution Approach 2:
The capacitive coupling effect, which is inherently harmful as it causes signal interference, is converted into a beneficial shielding mechanism. By positioning a shield line between data lines and connecting it to reference voltage through capacitors, the parasitic capacitance that would otherwise cause noise is transformed into a protective barrier that actively reduces coupling effects between adjacent data lines.
2Area of stationary object
If data lines are placed closer together to reduce die size, then area efficiency improves, but capacitive coupling between lines increases
Solution Approach 1:
The shield line serves as a physical intermediary barrier inserted between closely-spaced data lines. This mediator structure maintains the compact layout by allowing tight spacing of functional data lines while the shield line absorbs the capacitive interaction, preventing direct coupling between signal-carrying lines.
Solution Approach 2:
The harmful capacitive coupling that arises from close line spacing is converted into a protective effect. The shield line, positioned between data lines and connected to reference voltage via capacitors, transforms the parasitic capacitance into a beneficial shielding mechanism that reduces noise while maintaining area efficiency.
3Reliability
If shielding structures are added between data lines to reduce capacitive coupling, then signal integrity improves, but device complexity increases
Solution Approach 1:
The shielding approach changes the electrical parameters of the system by introducing capacitive coupling between data lines and the shield line, rather than direct resistive coupling. By connecting the shield line to reference voltage through capacitors, the system transforms strong low-frequency coupling into weaker high-frequency coupling, improving signal integrity without requiring complex active compensation circuits.
Solution Approach 2:
The shielding structure applies local quality enhancement only where needed - between adjacent data lines that are prone to coupling. The shield line is positioned strategically in high-interference zones, providing targeted protection without requiring comprehensive shielding throughout the entire memory die, thus minimizing added complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces die size, minimizes capacitive coupling, and decreases power consumption while maintaining layout efficiency and performance in memory applications.
Implementation Method 1
capacitive coupling effects between data lines
Data Source
AI summary
Methods, systems, and devices for mitigating line-to-line capacitive coupling in a memory die are described. A device may include multiple drivers configured to both drive latched data and conduct read and write operations. For example, a memory device may contain two or more memory arrays independently coupled to two drivers via two data lines. One data line may be driven strongly to shield a corresponding memory array from effects associated with data line capacitive coupling. An opposing data line may be driven with data pertaining to an access operation of the memory array to which it is coupled. The opposing data line may be driven concurrently or within a small time difference of the other data line.