Memory Die Read Merging for Misaligned Sequential Access

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory systems experience increased processing and latency due to misaligned sequential read commands, which require multiple internal read requests for the same memory die, leading to inefficiency.

Innovation Solution

A controller detects misaligned sequential read commands and merges the physical addresses into a single read request for the memory die, reducing the need for multiple requests.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple internal read requests are issued for misaligned sequential read commands, then data can be retrieved from the memory die, but processing time and latency increase

Engineering Contradiction:
Improvedata retrievalVSAvoidprocessing time and latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent merges multiple misaligned sequential read commands that target the same memory die into a single internal read request. The controller identifies when multiple read commands are misaligned (i.e., their physical addresses do not align with the memory die boundaries) and consolidates them, thereby reducing the total number of requests sent to the memory die while ensuring all required data is still retrieved correctly.

Inventive Principle:
Principle #5Merging (Combining)

2Reliability

If multiple internal read requests are issued for misaligned sequential read commands, then data can be retrieved from the memory die, but system efficiency decreases

Engineering Contradiction:
Improvedata retrievalVSAvoidsystem efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The controller consolidates multiple misaligned sequential read commands into a single internal read request, reducing the overhead of processing multiple separate requests. This merging operation improves system efficiency by decreasing the number of times the memory die must be accessed and processed, while still ensuring complete and accurate data retrieval through proper address mapping and validation.

Inventive Principle:
Principle #5Merging (Combining)

3Device complexity

If sequential read commands are processed without alignment checking, then processing is simpler, but multiple requests are needed for the same memory die

Engineering Contradiction:
Improveprocessing simplicityVSAvoidrequest consolidation
Core Design Contradiction:
Device complexityVSProductivity

Solution Approach 1:

The controller performs preliminary alignment checking and misalignment detection before issuing internal read requests to the memory die. By pre-identifying when sequential read commands are misaligned and consolidating them in advance, the system avoids the need for multiple separate requests and reduces overall processing complexity despite the added detection step.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12504924B2Techniques for efficiently handling misaligned sequential reads
Publication Date: 2025.12.23 MICRON TECHNOLOGY INC
  • US12504924B2 patent drawing
  • US12504924B2 patent drawing
  • US12504924B2 patent drawing

AI summary

Methods, systems, and devices for techniques for efficiently handling misaligned sequential reads are described. A memory system may include a memory device that includes multiple memory dies. The memory system may receive a first read command and a second read command from a host system. The first read command may be associated with a first set of physical addresses and the second read command may be associated with a second set of physical addresses. The memory system may determine, based on the first set of physical addresses and the second set of physical addresses, that the first read command and the second read command are for a same memory die of the multiple memory dies. The memory system may then transmit to the memory die a read request that indicates the first set of physical addresses and the second set of physical addresses.