Memory Power-Line Discharge Delay for Safe Cache Flush
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing information processing apparatuses face data loss during power failures or instantaneous interruptions due to incomplete cache flush operations, as the discharge circuit may discharge power before the cache flush is finished, requiring backup power supplies and periodic management.
Innovation Solution
Incorporating a delay circuit that postpones the discharge of the power supply line charge for a predetermined period after detecting a power voltage drop, allowing sufficient time for the cache flush operation to complete using the remaining charge.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the discharge circuit discharges charges immediately upon detecting a power voltage drop, then the power failure response is fast, but the cache flush operation may be interrupted causing data loss
Solution Approach 1:
The delay circuit performs preliminary action by postponing the discharge operation for a predetermined period after detecting a power voltage drop. This allows the cache flush operation to complete first, ensuring data integrity before discharging the power supply line charges. The delay circuit proactively manages the timing sequence to prevent data loss while maintaining responsive power failure handling.
2Reliability
If a backup power supply is used to secure cache flush time, then data integrity is maintained, but device complexity and management overhead increase
Solution Approach 1:
The invention extracts the timing control function from the complex backup power supply system and implements it through a simple delay circuit. Instead of using a backup power supply with switching circuits and periodic management operations, the solution removes the need for these complex components by simply delaying the discharge operation for a predetermined period, achieving the same data protection goal with much simpler hardware.
Solution Approach 2:
The delay circuit uses a simple, inexpensive timing mechanism rather than a complex backup power supply system. The predetermined period delay is achieved through basic electronic timing components that are much cheaper and simpler than battery backup systems, switching circuits, and periodic management infrastructure, while still providing adequate time for cache flush completion.
3Productivity
If the discharge circuit operates immediately upon power failure, then power is quickly removed, but remaining cache data is lost
Solution Approach 1:
The delay circuit performs preliminary action by delaying the discharge operation to allow cache flush to complete first. This preliminary timing adjustment ensures that data is safely transferred from cache to storage before the power supply line charges are discharged, preventing information loss while maintaining efficient power off operation.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution ensures the cache flush operation is completed even during power instability, eliminating the need for backup power supplies and periodic management, thereby preventing data loss and enhancing system reliability.
Implementation Method 1
a delay circuit configured to delay receipt of a control signal by the discharge circuit for a predetermined period after the discharge circuit receives a charge discharge instruction from the memory control unit
Implementation Method 2
a detection circuit configured to detect a drop in the power supply voltage
Data Source
AI summary
An information processing apparatus includes a memory, a control unit to accept an access to the memory, a power supply circuit to supply a voltage to the memory and the control unit, a detection circuit to detect a drop in the voltage, a discharge circuit, and a delay circuit. The discharge circuit discharges a charge on a voltage supply line extending between the power supply circuit and the memory. The delay circuit delays receipt of a control signal by the discharge circuit for a predetermined period after the discharge circuit receives a charge discharge instruction from the control unit. The control signal is to control discharging the supply line charge. The discharge circuit discharges supply line charges per a control signal based on detection of a drop in the voltage by the detection circuit and based on the delay of the control signal delayed by the delay circuit.