Memory Management With Dynamic Code Rates for Data Protection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing rewritable non-volatile memory modules waste system resources such as data transmission bandwidth and storage space due to a fixed value of K for cross-physical page data protection, which is not optimized for different operating situations.

Innovation Solution

A data storage method that dynamically adjusts the code rate for data encoding and storage based on different data writing situations, allowing for optimal use of system resources by varying the number of physical management units used for data storage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a fixed value of K is used for cross-physical page data protection, then data protection capability is improved, but system resources (data transmission bandwidth and storage space) are wasted

Engineering Contradiction:
Improvedata protection capabilityVSAvoidsystem resources
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The patent applies dynamics by making the code rate adjustable based on different operating situations. The memory controller dynamically selects between first code rate and second code rate depending on whether data is being written from host system or collected from memory module, thereby adapting the data protection level to the specific operational context rather than using a fixed protection level.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the parameter of code rate based on different operating conditions. When writing data from host system, a first code rate is used; when collecting data from memory module, a second code rate is used. This parameter change allows optimization of both data protection capability and system resource utilization according to the specific data writing situation.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If a fixed value of K is used for cross-physical page data protection, then error correction capability is improved, but storage space is wasted

Engineering Contradiction:
Improveerror correction capabilityVSAvoidstorage space
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent makes the error correction capability dynamic by adjusting the code rate according to the operating situation. The memory controller dynamically determines whether to apply first code rate or second code rate based on the data source, thereby optimizing error correction capability only when necessary while reducing storage space consumption in other scenarios.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the code rate parameter to balance error correction capability and storage space utilization. By switching between first code rate and second code rate based on different data writing situations, the system achieves optimal error correction capability only when needed, thereby reducing overall storage space waste.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If a fixed value of K is used for cross-physical page data protection, then data protection is improved, but data transmission bandwidth is wasted

Engineering Contradiction:
Improvedata protectionVSAvoiddata transmission bandwidth
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The patent applies dynamics by making the data protection level adaptable to different operating situations through dynamic code rate selection. The memory controller adjusts the code rate based on whether data is being written from host or collected from memory, thereby optimizing data transmission bandwidth utilization while maintaining adequate data protection.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the code rate parameter to optimize data transmission bandwidth. By selecting between first code rate and second code rate based on the specific data writing situation, the system achieves improved data protection only when necessary, thereby reducing waste of data transmission bandwidth in other operational contexts.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12346572B2Memory management method, memory storage device and memory control circuit unit
Publication Date: 2025.07.01 PHISON ELECTRONICS
  • US12346572B2 patent drawing
  • US12346572B2 patent drawing
  • US12346572B2 patent drawing

AI summary

A memory management method, a memory storage device, and a memory control circuit unit are disclosed. The method includes: receiving first data from a host system; encoding the first data to generate first parity data based on a first code rate; storing the first data and the first parity data in a plurality of first physical management units; collecting second data from a rewritable non-volatile memory module; encoding the second data to generate second parity data based on a second code rate, wherein the first code rate is different from the second code rate; and storing the second data and the second parity data in a plurality of second physical management units.