Memory ECC Syndrome Computation for High-Error-Rate Decoding
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing error correction methods in memory subsystems, such as those using low-density parity check (LDPC) codes and staircase codes, are vulnerable to high reliability errors (HREs) and suffer from performance degradation due to the need to retrieve additional data for decoding, which is impractical for moderate to high error rates.
Innovation Solution
The implementation of syndrome-based decoders in memory devices that transmit encoded data and syndromes without additional encoded data, allowing for robust error correction using multiple error-correcting codes (ECCs) that are resistant to HREs, thereby improving performance by reducing data transmission while maintaining high correction capability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If syndrome-based decoders are implemented to transmit only encoded data and syndromes without additional encoded data, then data transmission is reduced and performance is improved, but error correction capability must be maintained at moderate to high error rates
Solution Approach 1:
The patent extracts and transmits only the essential syndrome information separately from the encoded data. Instead of transmitting all encoded data blocks, the system transmits the syndrome (which contains error detection information) and only the necessary encoded data, thereby reducing data transmission while maintaining error correction capability through the extracted syndrome information.
Solution Approach 2:
The syndrome acts as an intermediary that carries error detection information between the memory device and the decoder. By using the syndrome as a mediator, the system can identify and correct errors without needing to transmit additional encoded data blocks, thus improving transmission efficiency while maintaining reliability through the intermediary syndrome information.
2Reliability
If multiple error-correcting codes are used to resist high reliability errors, then error correction robustness is improved, but system complexity increases
Solution Approach 1:
The patent segments the error correction process into distinct stages using different codes. It employs a first error-correcting code for initial error correction and a second error-correcting code for handling high reliability errors. This segmentation allows each code to specialize in specific error types, improving robustness while managing complexity through structured division of labor.
Solution Approach 2:
The system changes parameters by switching between different error-correcting codes based on error conditions. When high reliability errors are detected, the system transitions from using a first ECC to a second ECC with different parameters and correction capabilities. This parameter change allows the system to adapt to different error scenarios without requiring a single complex decoder for all cases.
Data Source
AI summary
Methods, systems, and apparatus for error correction with syndrome computation in a memory device are described. A first syndrome for first encoded data is generated in a memory device. The first syndrome and the first encoded data are transmitted to a controller that is coupled with the memory device. A second syndrome for first and second encoded data is generated. The first encoded data and the second encoded data are interrelated according to an error correction code. The second syndrome is transmitted to the controller without the second encoded data and the controller is to decode the first encoded data based on at least one of the first syndrome, the second syndrome, or a combination thereof.