Memory Error Correction Circuit Permanent Transient Classification

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As memory device capacities increase, it becomes challenging to fabricate memory devices without defective memory cells, and existing methods for error correction in memory systems are limited in distinguishing between permanent and transient errors.

Innovation Solution

The proposed solution involves an operating method for a memory that includes reading codewords with error correction codes, detecting errors, correcting them, rewriting the corrected codewords, re-reading them, and determining whether the errors are permanent by checking for their persistence after correction.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If memory device capacity is increased, then storage capability is improved, but the likelihood of defective memory cells increases

Engineering Contradiction:
Improvememory capacityVSAvoiddefect-free operation
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent performs preliminary error detection and classification before final data retrieval. By executing error check operations and determining whether errors are permanent or transient before normal read operations, the system proactively identifies and manages defective memory cells, preventing data corruption and ensuring reliable operation of high-capacity memory devices

Inventive Principle:
Principle #10Preliminary action

2Reliability

If error correction is performed using existing methods, then errors are corrected, but the distinction between permanent and transient errors is not made

Engineering Contradiction:
Improveerror correctionVSAvoiderror type classification
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The patent segments the error correction process into distinct phases: error detection, error type determination (permanent vs. transient), and differentiated handling. By classifying errors into separate categories, the system applies appropriate correction strategies for each type, improving both reliability and measurement precision in error management

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements a feedback mechanism where error check operations provide information about error types, which then influences subsequent error handling decisions. The determination of whether errors are permanent or transient feeds back into the error correction process, enabling more precise and effective error management

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS12253912B2Memory including error correction circuit and operating method thereof
Publication Date: 2025.03.18 SK HYNIX INC
  • US12253912B2 patent drawing
  • US12253912B2 patent drawing
  • US12253912B2 patent drawing

AI summary

Disclosed is an operating method of a memory, and the operating method may include reading, from selected memory cells included in the memory, codewords including data and an error correction code; detecting errors in the codewords; correcting the errors in the codewords; re-writing the error-corrected codewords to the selected memory cells; re-reading the re-written error-corrected codewords from the selected memory cells; and determining whether the errors are permanent errors in response to a determination that an error is present in the re-read error-corrected codewords.