Memory Error Detection Bits for Codeword Classification
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory systems lack comprehensive error detection and classification capabilities, particularly in distinguishing between correctable and uncorrectable errors, which is crucial for ensuring data reliability in high-reliability applications like automotive safety systems.
Innovation Solution
The implementation of a memory-centric and host-centric technique that generates multiple error detection bits to indicate the error status of codewords, allowing the host device to determine whether a codeword is error-free, has a correctable or uncorrectable error, or a link error, enabling appropriate subsequent actions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If traditional single error detection bit is used, then device complexity is reduced, but measurement precision of error status is insufficient
Solution Approach 1:
The error detection functionality is segmented into multiple independent error detection bits (first error detection bit, second error detection bit, etc.), each responsible for detecting different types of errors. This segmentation allows the system to achieve comprehensive error status detection without requiring a single complex detection mechanism, thus resolving the contradiction between measurement precision and device complexity.
Solution Approach 2:
Each error detection bit is designed to serve multiple purposes: detecting array errors, link errors, correctable errors, and uncorrectable errors. This multi-functionality approach allows the system to achieve high measurement precision for error status while keeping the overall device complexity manageable through standardized detection circuits.
2Reliability
If comprehensive error classification is implemented, then reliability is improved, but device complexity increases
Solution Approach 1:
The error classification system is divided into multiple error detection bits, each targeting specific error types. This segmentation enables comprehensive error classification for improved reliability while avoiding the need for a single complex classification system, thus balancing reliability improvement with acceptable device complexity.
Solution Approach 2:
Error detection bits serve as intermediaries between the memory array and the host device, providing classified error status information. This intermediary approach enables comprehensive error classification and improved reliability while keeping the overall system complexity manageable by using standardized detection and communication protocols.
Data Source
AI summary
Methods, systems, and devices for error detection and classification are described. A memory device may read a codeword from a memory and generate a first set of syndrome bits for the codeword. The memory device may use the first set of syndrome bits to generate a first error detection bit. The memory device may generate a second set of syndrome bits for the codeword and use the second set of syndrome bits to generate a second error detection bit. The memory device may provide the first error detection bit and the second error detection bit to a host device.