Memory Error-Reporting Control for Usage-Based Disturbance

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory devices experience interference and data corruption due to electromagnetic coupling between adjacent memory cells, leading to usage-based disturbance, which is challenging to accurately report and manage, especially when intermittent faults are involved, affecting reliability and performance.

Innovation Solution

An adaptable error-reporting control circuit filters unnecessary noise from intermittent faults by setting programmable parameters based on memory device design and architecture, ensuring accurate reporting of permanent defects while mitigating usage-based disturbance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If error reporting is enabled to detect usage-based disturbance, then reliability is improved, but false reporting of intermittent faults increases causing unnecessary repair operations

Engineering Contradiction:
Improvedetection accuracyVSAvoidfalse error reporting
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent implements dynamic error reporting by introducing a state machine that transitions between different reporting modes (e.g., aggressive reporting, conservative reporting, silent mode) based on observed error patterns. The system adapts its reporting behavior over time, adjusting sensitivity thresholds and reporting frequencies dynamically rather than using fixed parameters, thereby reducing false positives from intermittent faults while maintaining detection of permanent defects.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system employs feedback mechanisms where error reports are analyzed and used to adjust future reporting behavior. When intermittent faults are detected, the system learns from these patterns and modifies subsequent error detection sensitivity. This closed-loop approach allows the system to distinguish between transient errors and genuine failures, reducing unnecessary repair operations while maintaining reliable error detection.

Inventive Principle:
Principle #23Feedback

2Reliability

If usage-based disturbance mitigation is implemented, then data integrity is improved, but system complexity increases due to additional control circuits and parameters

Engineering Contradiction:
Improvedata integrityVSAvoidcontrol circuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent integrates multiple functions into unified control circuits that handle both error detection and usage-based disturbance mitigation. The same control logic manages activation counting, error detection, and reporting decisions, eliminating the need for separate dedicated circuits for each function. This multi-functional approach reduces overall system complexity while maintaining comprehensive data integrity protection.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system manages complexity by dynamically adjusting operational parameters such as error thresholds, reporting frequencies, and sensitivity levels based on observed usage patterns and error characteristics. Rather than implementing complex hardware for all possible scenarios, the system uses programmable parameters that can be configured and adjusted to match specific application requirements, simplifying the control circuit design.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If aggressive error reporting is used to catch all potential errors, then reliability is improved, but system performance decreases due to excessive reporting overhead

Engineering Contradiction:
Improveerror detection coverageVSAvoidsystem performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent implements periodic error reporting instead of continuous reporting, where errors are reported at scheduled intervals or after a certain number of operations. The system uses time-based and operation-based thresholds to determine when reporting should occur, reducing the frequency of reporting operations while maintaining adequate error detection coverage. This periodic approach significantly reduces reporting overhead and improves system performance.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The system applies partial error reporting by selectively reporting only certain types of errors or errors that meet specific criteria, rather than reporting all detected errors. The control circuit implements filtering logic that suppresses reporting of minor or transient errors while maintaining reporting of significant permanent defects, achieving adequate error detection with reduced reporting overhead and improved system performance.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS20260037355A1Controlling Error Reporting for Usage-Based-Disturbance Mitigation
Publication Date: 2026.02.05 MICRON TECHNOLOGY INC
  • US20260037355A1 patent drawing
  • US20260037355A1 patent drawing
  • US20260037355A1 patent drawing

AI summary

Apparatuses and techniques for controlling error reporting for usage-based-disturbance mitigation are described. In an example aspect, an adaptable method of controlling error reporting is provided so as to account for an uncertainty regarding a level of intermittent faults associated with a memory device. An error-reporting control circuit provides a mechanism to control how often errors are reported to a host device. In particular, the error-reporting control circuit can filter unnecessary noise associated with intermittent faults based on a parameter that is settable (e.g., programmable or changeable). In this manner, the error-reporting control circuit can provide further confidence at the host device that reported errors are associated with permanent defects. Furthermore, the parameter can be appropriately set for the given memory device based on its design and/or architecture once silicon data is available.