Memory Expander CXL Protocol Conversion for VM Data Transfer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current computing systems face challenges in efficiently processing and transferring data between virtual machines across different hosts due to network congestion, leading to decreased communication speed.

Innovation Solution

A memory expander system utilizing a Compute Express Link (CXL) interface to facilitate direct data transfer between virtual machines on different hosts, converting TCP/IP protocol-based communication packets to CXL protocol-based packets for accelerated data transfer.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If data transfer between virtual machines on different hosts is performed through traditional network interfaces using TCP/IP protocol, then communication coverage is wide and compatibility is good, but data transfer speed decreases due to network congestion

Engineering Contradiction:
Improvedata transfer speedVSAvoidcommunication interface complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent introduces a memory expander as an intermediary device between hosts. The memory expander includes a CXL interface controller that receives CXL communication packets from the first host, performs data transfer operations between memory regions corresponding to different hosts, and sends CXL communication packets to the second host. This intermediary approach enables high-speed data transfer while managing the complexity of protocol conversion internally.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent changes the communication protocol parameter from TCP/IP to CXL protocol for data transfer between virtual machines on different hosts. The CXL interface controller converts TCP/IP protocol-based communication packets to CXL protocol-based packets, enabling accelerated data transfer by changing the protocol parameter while maintaining compatibility with existing network infrastructure.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If CXL protocol is used for direct data transfer between hosts, then data transfer speed is improved, but protocol compatibility and ease of operation may be reduced

Engineering Contradiction:
Improvecommunication efficiencyVSAvoidprotocol compatibility
Core Design Contradiction:
ProductivityVSEase of operation

Solution Approach 1:

The memory expander acts as a mediator that handles protocol conversion between TCP/IP and CXL protocols. The CXL interface controller receives packets from the first host, converts them to CXL protocol packets for high-speed transfer through the memory expander, and then converts them back to TCP/IP protocol packets for delivery to the second host. This intermediary approach maintains ease of operation by shielding users from protocol complexity while achieving high productivity.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent uses packet conversion where TCP/IP protocol-based communication packets are copied and transformed into CXL protocol-based packets for accelerated transfer. The CXL interface controller creates a copy of the original packet, converts it to the appropriate protocol format for the memory expander interface, processes it through the high-speed CXL path, and generates another copy for delivery to the destination host.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS12079506B2Memory expander, host device using memory expander, and operation method of sever system including memory expander
Publication Date: 2024.09.03 SAMSUNG ELECTRONICS CO LTD
  • US12079506B2 patent drawing
  • US12079506B2 patent drawing
  • US12079506B2 patent drawing

AI summary

A memory expander includes a memory device having a first memory region corresponding to a first host and a second memory region corresponding to a second host. A controller communicates with the first host and the second host through a compute express link (CXL) interface. The controller receives a first CXL communication packet from the first host and performs a target data transfer operation of transferring target data stored in the first memory region to the second memory region, in response to the first CXL communication packet.