Memory Device GIO Line Allocation for Metadata
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current volatile memory devices face performance degradation due to the need for separate accesses to write or read normal data and metadata, which increases data loading and reduces transmission speed.
Innovation Solution
A memory device design with a bank structure featuring a first global input/output (GIO) line and a second GIO line of longer length, where one GIO line is allocated for metadata and the other for normal data, allowing simultaneous activation of wordlines for concurrent data and metadata operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If separate accesses are used for normal data and metadata, then data can be written or read, but data loading increases and transmission speed decreases
Solution Approach 1:
The patent combines normal data and metadata operations into a single unified access pathway. By merging the previously separate access channels into one integrated GIO line, the system performs both normal data and metadata writes/reads in a single operation, eliminating the need for separate accesses and thereby maintaining data integrity while improving transmission speed.
Solution Approach 2:
The GIO line is designed to serve multiple functions by handling both normal data and metadata operations. This multi-functional approach allows the same transmission pathway to carry different types of data (normal data and metadata) simultaneously or sequentially, reducing the overall number of accesses required and improving overall system throughput.
2Reliability
If separate accesses are used for normal data and metadata, then data can be written or read, but data loading increases
Solution Approach 1:
The patent merges normal data and metadata into a single access operation through the unified GIO line. This combination reduces the total quantity of data loading by eliminating redundant access overhead and allowing both data types to be processed together in one operation, thereby reducing the overall data loading burden while maintaining integrity.
Solution Approach 2:
The system prepares both normal data and metadata for simultaneous transmission by organizing them in advance within the memory bank structure. This preliminary organization allows both data types to be loaded and transmitted together in a single coordinated operation, reducing the total loading quantity and improving efficiency.
3Reliability
If separate accesses are used for normal data and metadata, then data can be written or read, but timing losses occur
Solution Approach 1:
The patent eliminates timing losses by merging normal data and metadata operations into a single simultaneous access through the unified GIO line. This approach removes the sequential timing delays that would occur with separate accesses, allowing both data types to be transmitted without the timing penalties of multiple discrete operations.
Solution Approach 2:
The unified GIO line enables continuous data transmission by allowing normal data and metadata to be written or read in an uninterrupted sequence. This continuous operation eliminates the idle time and gaps between separate access operations, maintaining steady data flow and preventing timing losses throughout the transmission process.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A memory device 120 includes a bank connected to a plurality of wordlines WL1, WL2, a first global input and output (GIO) line GIO1, and a second GIO line GIO2 formed to have a larger length than the first GIO line GIO1 in a column direction. One of the first GIO line GIO1 and the second GIO line GIO2 may be allocated for metadata.