Memory Group Read Offset Reuse for NAND Error Handling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

NAND flash memory experiences operational inefficiencies due to frequent read error handling (REH) operations as it ages, leading to increased latency, power consumption, and reduced usable life, exacerbated by the need for repeated recalibrations and error checks.

Innovation Solution

A memory controller dynamically tracks read offsets and error handling operations in an ETH entry, allowing selective omission of REH operations when reading from the same group of memory components, thereby improving efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If read error handling operations are performed frequently on aging NAND flash memory, then data reading reliability is maintained, but operational latency increases and power consumption rises

Engineering Contradiction:
Improvedata reading reliabilityVSAvoidoperational latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The system performs read error handling operations proactively during initial read attempts on aging memory blocks. By executing these operations in advance and caching the results in the ETH entry, the system avoids repeating the same error handling operations on subsequent reads from the same block, thereby reducing latency while maintaining reliability

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent extracts and isolates the error handling results into a separate data structure called the ETH entry. This extracted information is then reused for subsequent reads from the same memory block, eliminating the need to repeat the same error handling operations and reducing operational latency

Inventive Principle:
Principle #2Taking out (Extraction)

2Reliability

If read error handling operations are performed frequently on aging NAND flash memory, then data reading reliability is maintained, but power consumption increases

Engineering Contradiction:
Improvedata reading reliabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The system performs read error handling operations proactively during initial read attempts and caches the results. By having the error handling results ready in advance via preliminary action, subsequent reads can proceed without repeating the same error handling operations, thereby reducing power consumption while maintaining reliability

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system serves itself by caching error handling results in the ETH entry for future reuse. This self-service mechanism allows the system to avoid repeating error handling operations on subsequent reads from the same block, reducing power consumption while maintaining data reading reliability

Inventive Principle:
Principle #25Self-service

3Reliability

If repeated recalibrations and error checks are performed on aging memory, then data integrity is maintained, but operational efficiency decreases

Engineering Contradiction:
Improvedata integrityVSAvoidoperational efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent extracts calibration and error check results into a separate ETH entry data structure. By isolating these results, the system can reuse them for subsequent operations without repeating the same calibration and error checking processes, thereby maintaining data integrity while improving operational efficiency

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The system creates a copy of the error handling results in the ETH entry that can be reused for subsequent reads from the same memory block. This copying mechanism allows the system to maintain data integrity through proper error handling while avoiding the overhead of repeated recalibrations and error checks

Inventive Principle:
Principle #26Copying

Data Source

PatentUS20250391489A1Dynamic read error handling using memory groups
Publication Date: 2025.12.25 MICRON TECHNOLOGY INC
  • US20250391489A1 patent drawing
  • US20250391489A1 patent drawing
  • US20250391489A1 patent drawing

AI summary

The present disclosure configures a system component, such as a memory sub-system controller, to provide adaptive read error handling operations. The controller receives a request to read data from one or more blocks of a word line group (WGP) stored in a set of memory components. The controller determines, in response to receiving the request to read the data, that a dynamic error handling (ETH) entry is associated with the WGP. The controller retrieves, from the ETH entry, a read offset used to previously decode one or more pages from the WGP and selectively performs a set of read error handling (REH) operations to decode the data from the one or more blocks of the WGP using the read offset retrieved from the ETH entry.