Memory Controller Hotspot Detection for Uneven Bank Access

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Chiplet systems experience performance degradation due to memory hotspots caused by non-uniform memory access across memory banks, leading to collisions and physical degradation of memory cells, which existing methods fail to address effectively.

Innovation Solution

Implement a memory controller chiplet with a hashing mechanism to identify memory hotspots by tracking access requests in a queue, using hazard indicators and periodic queue servicing to distribute memory accesses evenly and reduce hotspot impact.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If memory accesses are concentrated in specific locations (memory hotspots), then access speed may be improved for those locations, but memory reliability and uniformity of access across banks deteriorates due to collisions and physical degradation

Engineering Contradiction:
Improvememory access speedVSAvoidmemory reliability
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent applies local quality by making different memory banks have different hazard indicators based on their access patterns. Each memory bank is monitored individually, and hazard indicators are set selectively for specific banks that exhibit hotspot behavior, rather than applying a uniform approach across all memory banks. This allows the system to maintain high access speed for normal operations while providing targeted protection for problematic areas.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent implements feedback through periodic servicing of the hazard queue by the memory controller. The controller monitors access patterns, identifies hotspots, sets hazard indicators, and periodically clears the queue to prevent permanent degradation. This closed-loop feedback mechanism allows the system to adapt to changing access patterns and maintain both speed and reliability over time.

Inventive Principle:
Principle #23Feedback

2Reliability

If hazard indicators are set for all memory addresses to prevent collisions, then memory reliability improves, but memory access performance deteriorates due to excessive hazard queue servicing

Engineering Contradiction:
Improvememory reliabilityVSAvoidmemory access performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies partial action by setting hazard indicators only for specific memory addresses that are identified as hotspots, rather than setting them for all memory addresses. The hazard queue services only the subset of addresses that actually require protection, avoiding the performance penalty of universal hazard indication while still providing reliability protection where needed.

Inventive Principle:
Principle #16Partial or excessive action

Solution Approach 2:

The patent segments the memory system into individual memory banks with separate hazard indicators and queue entries. This segmentation allows the hazard queue servicing to be distributed across multiple banks rather than processed as a single large queue, improving throughput and reducing the performance impact of reliability protection mechanisms.

Inventive Principle:
Principle #1Segmentation

3Reliability

If memory access patterns are monitored continuously to identify hotspots, then memory reliability improves through proactive mitigation, but device complexity increases due to additional monitoring infrastructure

Engineering Contradiction:
Improvememory reliabilityVSAvoidcontroller complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements periodic action by servicing the hazard queue at regular intervals rather than continuously monitoring every memory access in real-time. The memory controller periodically processes the hazard queue to identify and mitigate hotspots, which reduces the computational burden and complexity compared to continuous monitoring while still maintaining effective hotspot detection and prevention.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent applies self-service by having the memory controller automatically monitor its own access patterns and set hazard indicators based on observed hotspots. The controller services its own hazard queue and manages its own reliability protection without requiring external monitoring infrastructure, reducing overall system complexity while maintaining proactive hotspot mitigation.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS20260079649A1Identifying memory hotspots
Publication Date: 2026.03.19 MICRON TECHNOLOGY INC
  • US20260079649A1 patent drawing
  • US20260079649A1 patent drawing
  • US20260079649A1 patent drawing

AI summary

Disclosed in some examples, are methods, systems, machine readable mediums, memory devices, and memory controllers that detect memory hotspots. The system keeps a count of a number of memory accesses that were queued waiting for another memory access to that address to finish. The number of memory accesses may be compared to a hotspot criteria to determine one or more memory hotspots. These hotspots may be sent to a processor, which may store the memory hotspots in a file which may be provided to an administrator.