Memory Interface Circuit Charge Reuse for Power Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor integrated circuits face high power consumption due to the accumulation and release of electric charge during signal output, which is not efficiently managed in existing memory systems.
Innovation Solution
Implementing a memory interface circuit with two output buffer circuits and a switching element, where electric charge is reused between the first and second output buffer circuits, reducing unnecessary power consumption by controlling the switching element to manage electrical connections effectively.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If an output buffer circuit outputs high level and low level signals, then signal transmission function is achieved, but power consumption increases due to accumulation and release of electric charge
Solution Approach 1:
The patent recovers electric charge that would otherwise be discarded during signal output operations. The first output buffer circuit accumulates electric charge when outputting a high level signal, and this accumulated charge is then transferred to the second output buffer circuit to be reused when outputting a low level signal, thereby recovering energy that would normally be lost and reducing overall power consumption
Solution Approach 2:
The patent introduces a switching element as an intermediary component that facilitates the transfer of electric charge between the first and second output buffer circuits. This switching element acts as a mediator that enables efficient charge redistribution, allowing the system to reduce power consumption while maintaining reliable signal transmission functionality
2Ease of operation
If electric charge is accumulated and released during signal output, then output buffer circuit operates, but unnecessary power consumption occurs
Solution Approach 1:
The switching element serves as an intermediary that enables efficient charge management between output buffer circuits. By controlling the switching element, the system can transfer accumulated charge from one buffer circuit to another, reducing unnecessary power consumption while maintaining ease of operation for the output buffer circuits
Solution Approach 2:
The patent recovers electric charge that would otherwise be wasted during normal output buffer operations. The first output buffer accumulates charge during high level signal output, and the switching element enables transfer of this charge to the second output buffer for reuse during low level signal output, thereby recovering energy and reducing unnecessary power consumption
Data Source
AI summary
A memory interface circuit includes a first output buffer circuit, a second output buffer circuit, a switching element, and a control circuit. The first output buffer circuit includes a first output node. The second output buffer circuit includes a second output node. The switching element is electrically connected to the first output node and the second output node, and is controlled to switch electrical connection states between the first output node and the second output node. The control circuit controls the switching element.


