Memory Interface Circuit Dynamic Delay Adjustment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In memory systems, data and strobe signal delays can cause timing drift due to temperature and power fluctuations, leading to reduced timing margins and potential communication failures, especially when frequent retraining processes disrupt continuous signal processing.

Innovation Solution

A memory system with a memory interface circuit that includes first, second, and third delay circuits for strobe signals, a detection circuit to identify timing drift, and a control circuit to adjust delay amounts, ensuring continuous communication by compensating for drift without interrupting signal processing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the memory interface circuit uses fixed delay circuits for data and strobe signals, then the circuit complexity is reduced, but timing drift occurs due to temperature and power fluctuations causing communication failures

Engineering Contradiction:
Improvecommunication reliabilityVSAvoiddelay control complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements dynamic delay adjustment by replacing fixed delay circuits with adjustable delay circuits that can change their delay amounts in response to detected timing drift. The control circuit dynamically modifies the delay amounts of data signals and strobe signals based on feedback from the detection circuit, allowing the system to adapt to temperature and power fluctuations without communication failures.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent employs a feedback mechanism where the detection circuit continuously monitors the timing relationship between data signals and strobe signals, and the control circuit adjusts the delay amounts based on this feedback information. This closed-loop control ensures that timing drift is detected and corrected automatically, improving communication reliability while managing complexity through intelligent control.

Inventive Principle:
Principle #23Feedback

2Manufacturing precision

If frequent retraining processes are performed to compensate for timing drift, then timing accuracy is improved, but productivity decreases due to disrupted continuous signal processing

Engineering Contradiction:
Improvetiming accuracyVSAvoidsignal processing continuity
Core Design Contradiction:
Manufacturing precisionVSProductivity

Solution Approach 1:

The patent enables continuous signal processing by performing delay amount adjustments during normal operation without interrupting data transmission. The control circuit can modify delay parameters in real-time while the memory interface circuit continues to process signals, eliminating the need to stop for retraining and maintaining continuous productive operation while preserving timing accuracy.

Inventive Principle:
Principle #20Continuity of useful action

Solution Approach 2:

The detection circuit continuously monitors timing relationships in advance, and the control circuit performs preliminary adjustments to delay amounts before timing drift becomes critical. This proactive approach prevents timing errors from developing into communication failures, maintaining both accuracy and continuous operation without needing frequent corrective retraining processes.

Inventive Principle:
Principle #10Preliminary action

3Reliability

If delay amounts are adjusted frequently to compensate for drift, then timing margins are secured, but loss of information increases due to frequent retraining interruptions

Engineering Contradiction:
Improvetiming marginVSAvoiddata loss during retraining
Core Design Contradiction:
ReliabilityVSLoss of information

Solution Approach 1:

The patent maintains continuous data transmission by performing delay adjustments without interrupting the signal processing flow. The control circuit can modify delay amounts while the memory interface circuit continues to read and write data, preventing information loss that would occur with traditional retraining interruptions. This continuous operation preserves both timing margins and data integrity.

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS11605407B2Memory system and delay control method
Publication Date: 2023.03.14 KIOXIA CORP
  • US11605407B2 patent drawing
  • US11605407B2 patent drawing
  • US11605407B2 patent drawing

AI summary

According to one embodiment, a memory system includes a memory interface circuit. The memory interface circuit has delay circuits, a detection circuit, and a control circuit. One of the delay circuits applies a delay to a data signal. Another delay circuit generates, fora strobe signal, a first delay strobe signal, a second delay strobe signal, and a third delay strobe signal, each with different delay amounts. The detection circuit detects a drift in the timing of the first delay strobe signal with respect to the delayed data signal by using the delay data signal, the first delay strobe signal, the second delay strobe signal, and the third delay strobe signal. The control circuit adjusts the first delay amount, the second delay amount, and the third delay amount in a direction to compensate the drift.