Memory Interface Circuit Equalizing ISI in Multi-Chip Packages
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In multi-chip packages for memory cards and solid state drives, the increased load capacitance due to stacked memory chips leads to inter symbol interference (ISI), causing signal readout errors, which existing methods like increasing output buffer size fail to adequately address.
Innovation Solution
A memory interface circuit with a differential circuit, equalizing circuit, and state holding circuit that controls the potential of readout signals based on past signal states to mitigate ISI, using a combination of N-channel transistors, resistors, and current sources to optimize signal transitions between power supply and ground levels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the size of output buffers is increased to improve driving ability, then the readout waveform quality improves, but parasitic capacitance increases and load capacity further increases, causing wrong readout
Solution Approach 1:
The patent introduces an equalizing circuit as an intermediary component between the output buffer and the transmission line. This equalizing circuit actively compensates for signal distortion by generating correction signals that counteract the effects of parasitic capacitance and load effects, thereby improving readout waveform quality without requiring larger output buffers
Solution Approach 2:
The patent employs variable equalizing control signals that dynamically adjust the equalization parameters based on the detected signal phase and quality. By changing the equalization parameters in real-time, the system optimizes compensation for parasitic capacitance effects without increasing output buffer size, thus avoiding the harmful side effect of increased parasitic capacitance
2Quantity of substance
If multiple memory chips are connected in parallel to increase data storage capacity, then storage capacity increases, but load capacitance on output buffers increases, causing inter symbol interference
Solution Approach 1:
The patent implements a feedback mechanism where the equalizing circuit continuously monitors the readout signal phase and quality, then adjusts the equalization parameters accordingly. This feedback loop compensates for inter symbol interference caused by increased load capacitance from multiple parallel memory chips, maintaining signal integrity while supporting high storage capacity
Solution Approach 2:
The equalizing circuit serves as an intermediary that isolates the output buffers from the harmful effects of heavy load capacitance. By placing this equalizing stage between the output buffers and the transmission line, the system can support multiple parallel memory chips without suffering from inter symbol interference
3Productivity
If the number of memory chips per channel increases to improve productivity, then data storage capacity increases, but signal readout accuracy deteriorates due to load capacitance
Solution Approach 1:
The patent dynamically changes the equalization parameters based on the number of active memory chips and the resulting load conditions. By adjusting the equalizing control signal in response to varying load capacitance, the system maintains high signal readout accuracy even when productivity is increased through additional memory chips
Solution Approach 2:
The feedback mechanism detects signal quality degradation caused by increased load capacitance from multiple memory chips and automatically adjusts equalization parameters to compensate. This maintains measurement precision (signal readout accuracy) while allowing the system to operate at higher productivity levels
Data Source
AI summary
According to one embodiment, a differential circuit receives, as differential inputs, a readout signal read out from a semiconductor storage element and a reference voltage. An equalizing circuit controls, taking into account a state of a past input signal output from the differential circuit, the potential of the present differential signal output from the differential circuit. A sense amplifier detects a state of the differential signal output from the equalizing circuit. A state holding circuit holds a past state of the differential signal detected by the sense amplifier and supplies the state to the equalizing circuit.