Memory Interface FIFO Buffering to Reduce I/O Standby
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices face inefficiencies in input/output operations due to delays in signal transmission and reception, particularly with the introduction of the separate command/address (SCA) protocol, which cannot fully maximize I/O efficiency.
Innovation Solution
Incorporation of a first-in-first-out (FIFO) register system in the interface circuit of the memory device, allowing simultaneous data reading from multiple memory chips based on a clock signal and command/address signal, thereby reducing standby times and overlapping operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If data is read sequentially from multiple memory chips without buffering, then the memory device structure remains simple, but I/O efficiency is reduced due to standby times during signal transmission and reception
Solution Approach 1:
The interface circuit reads data from a second memory chip in advance and stores it in a FIFO register before the data is actually needed for output. This preliminary action allows the memory device to overlap data reading operations with signal transmission delays, eliminating standby times and improving I/O efficiency without requiring complex additional hardware
Solution Approach 2:
A FIFO (First-In-First-Out) register is introduced as an intermediary buffer between the memory chips and the external interface. This buffer decouples the data reading operations from the data output operations, allowing the memory device to maintain continuous data flow and eliminate idle standby periods while keeping the overall device structure relatively simple
2Reliability
If the memory device waits for signal transmission to complete before reading next data, then signal integrity is maintained, but total operating time increases due to standby delays
Solution Approach 1:
The memory device maintains continuous useful action by overlapping data reading operations with signal transmission and reception processes. While one data signal is being transmitted, the interface circuit simultaneously reads the next data from the memory chip and stores it in the FIFO register, ensuring that the device is constantly performing productive operations rather than idling during signal delays
Solution Approach 2:
Data is read and prepared in advance before it is needed for output. The FIFO register holds this pre-read data ready for immediate transmission, eliminating the need to wait for previous signal operations to complete before initiating the next data read operation, thus reducing total operating time while maintaining signal integrity
Data Source
AI summary
A memory device including a plurality of memory chips including a first memory chip and a second memory chip; and an interface circuit including a plurality of first-in first-out (FIFO) registers, the plurality of FIFO registers respectively corresponding to the plurality of memory chips. The memory device reads some data of the second memory chip and stores the read some data in a target FIFO register from among the FIFO registers of the interface circuit while reading data of the first memory chip, based on a clock signal and a command/address signal received from a memory controller. The target FIFO register is a FIFO register from among the FIFO registers corresponding to the second memory chip.