Memory Device Isolation Cell Area Optimization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In the semiconductor industry, the design of read/write word line segments leads to significant area loss due to necessary blank spaces between memory arrays and logic circuits, resulting in increased product size and manufacturing costs.
Innovation Solution
The use of an isolation cell to separate adjacent memory arrays, with edge cell arrays arranged on the boundaries opposite to the isolation cell, reduces the number of blank spaces and edge cell columns, thereby optimizing area efficiency and reducing product size and manufacturing costs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by stationary object
If read/write word line segment design is used to separate memory arrays and logic circuits, then control voltage and power consumption are reduced, but area loss increases due to necessary blank spaces
Solution Approach 1:
The patent merges the isolation cell function into the existing word line segment structure by sharing the same physical space and electrical connections. The isolation cell is positioned adjacent to memory arrays and uses the same word line segments for both isolation and control functions, eliminating the need for separate blank spaces between memory arrays and logic circuits.
Solution Approach 2:
The word line segments serve multiple functions simultaneously: they act as control lines for memory cell selection and as isolation structures separating memory arrays from logic circuits. This multi-functionality reduces the overall area required by eliminating dedicated isolation spaces while maintaining both control and separation functions.
2Reliability
If multiple word line segments are used with blank spaces between memory arrays and logic circuits, then isolation and control are improved, but product size increases
Solution Approach 1:
The isolation cell is combined with the word line segment structure, using the same physical infrastructure for both isolation and control functions. This merging eliminates the need for additional blank spaces while maintaining effective isolation between memory arrays and logic circuits through the electrical properties of the shared word line segments.
3Ease of manufacture
If traditional floor plan with blank spaces is used, then manufacturing process is simplified, but area efficiency decreases and manufacturing costs increase
Solution Approach 1:
The patent segments the floor plan into distinct regions with isolation cells positioned at strategic locations between memory arrays and logic circuits. This segmentation allows for efficient area utilization while maintaining manufacturing simplicity by following standard cell-based design approaches and existing fabrication processes.
Data Source
AI summary
A memory device includes a first memory array, a first isolation cell abutting a first side of the first memory array, a first edge cell array abutting a second side, opposite to the first side, of the first memory array, a second memory array arranged at a first side, opposite to the first memory array, of the first isolation cell, a second edge cell array, and multiple first word lines passing through the first edge cell array, the first memory array and being terminated at the first isolation cell. A first width of the first isolation cell is different from a second width of the first edge cell array. The second memory array is sandwiched between the second edge cell array and the first isolation cell.