Memory Latch Data Transfer to Controller Register File

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In computing systems, existing data transfer methods between sensing circuitry and controllers in memory devices are inefficient, requiring frequent access to memory cells for operations, which hinders performance and increases power consumption.

Innovation Solution

The implementation of a data transfer mechanism from sensing circuitry to a controller's register file, utilizing a latch component coupled to memory cells via columns, allowing direct transfer of data without external processing resources, enabling bit vector operations and reducing the need for I/O line access.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data is transferred frequently between sensing circuitry and external processing resources via I/O lines, then data access is enabled, but processing performance deteriorates and power consumption increases

Engineering Contradiction:
Improveprocessing performanceVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent merges the processing resources (controller with register file) directly into the memory device, combining previously separate components (sensing circuitry, memory cells, and processing resources) into a single integrated system. This eliminates external I/O line access and enables direct data transfer between sensing circuitry and the controller's register file, improving processing performance while reducing power consumption.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent introduces a latch component as an intermediary element coupled to columns of memory cells via sense lines. This latch serves as a local buffer that holds data within the memory device before transfer to the register file, eliminating the need for frequent external I/O line access and reducing power consumption while maintaining processing efficiency.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Speed

If external processing resources are used for data operations, then processing capability is provided, but access time increases and performance is hindered

Engineering Contradiction:
Improvedata access speedVSAvoidaccess time
Core Design Contradiction:
SpeedVSLoss of time

Solution Approach 1:

The patent merges the controller and register file into the memory device itself, placing processing resources directly where data is stored. This eliminates external access delays and enables direct data transfer from sensing circuitry through the latch component to the register file, significantly improving data access speed and reducing overall access time.

Inventive Principle:
Principle #5Merging (Combining)

3Ease of operation

If data is transferred via I/O lines to external resources, then data processing is enabled, but the frequency of access increases power consumption

Engineering Contradiction:
Improvedata transfer capabilityVSAvoidpower consumption
Core Design Contradiction:
Ease of operationVSLoss of energy

Solution Approach 1:

The latch component acts as an intermediary buffer that enables data transfer within the memory device without requiring frequent external I/O line access. Data can be transferred from sensing circuitry through the latch to the register file using internal wiring, maintaining data transfer capability while eliminating the energy losses associated with external I/O operations.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS11106389B2Apparatuses and methods for data transfer from sensing circuitry to a controller
Publication Date: 2021.08.31 MICRON TECHNOLOGY INC
  • US11106389B2 patent drawing
  • US11106389B2 patent drawing
  • US11106389B2 patent drawing

AI summary

The present disclosure describes data transfer in a memory device from sensing circuitry to controller. An example apparatus includes a controller coupled to a memory device. The controller is configured to execute a command to transfer data from a latch component to a register file in the controller. The memory device includes an array of memory cells and the latch component is coupled to rows of the array via a plurality of columns of the memory cells. The latch component includes a latch selectably coupled to each of the columns and configured to implement the command to transfer the data. The memory device includes a data line to couple the latch component to the register file to transfer the data. The controller is configured to couple to the data line and the register file to perform a write operation on the transferred data to the register file in the controller.