Multi-Purpose Leak Detector for Non-Volatile Memory Arrays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increased density and tightened tolerances in multi-state memory cells lead to performance and durability risks due to manufacturing, operation, and performance errors such as word line leakage, which existing detection mechanisms struggle to address effectively due to small leakage currents and background noise.
Innovation Solution
A method involving a two-stage process using M-bit 'coarse' and P-bit 'fine' digital-to-analog converter (DAC) logic within an analog-to-digital converter (ADC) to detect word line leakage by comparing input voltage levels to reference voltages and adjusting currents to isolate and measure leakage, enhancing precision and efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multi-state memory cells are used to increase storage density, then storage capacity is improved, but manufacturing precision and reliability deteriorate due to tighter tolerances and increased susceptibility to word line leakage
Solution Approach 1:
The patent segments the voltage detection range into multiple discrete levels using a multi-level voltage reference system. The voltage range is divided into several thresholds (e.g., Vref1, Vref2, Vref3) that correspond to different memory cell states. This segmentation allows precise measurement of small voltage differences caused by leakage currents while maintaining high storage density in multi-state cells.
2Quantity of substance
If multi-state memory cells are used to increase storage density, then storage capacity is improved, but reliability deteriorates due to word line leakage and durability risks
Solution Approach 1:
The patent performs preliminary leakage detection before normal memory operations. A detection circuit measures the voltage on word lines during idle periods or before programming operations to identify cells with abnormal leakage characteristics. This preliminary action allows the system to identify and compensate for potential reliability issues before they cause data corruption or catastrophic failure.
3Device complexity
If existing detection mechanisms are used, then device complexity is maintained, but measurement precision deteriorates due to inability to detect small leakage currents amidst background noise
Solution Approach 1:
The patent introduces an intermediary voltage reference system that mediates between the small leakage currents and the detection circuit. Instead of directly measuring tiny leakage currents, the system converts them into measurable voltage differences by comparing against multiple reference voltage levels. This intermediary approach amplifies the measurement signal while filtering out background noise, achieving high precision without excessive circuit complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach allows for precise and efficient detection of word line leakage, reducing the risk of catastrophic failures by accurately identifying and isolating leakage currents amidst background noise, thereby improving the reliability and longevity of multi-state memory systems.
Implementation Method 1
comparing the input voltage level to the reference voltage level
Implementation Method 2
voltage biasing a load current of the memory array to produce an input voltage
Data Source
AI summary
Detecting a word line leakage in a non-volatile memory array. Various methods include: in a first step, enabling a M-bit “coarse” digital-to-analog converter (DAC) logic of an N-bit analog-to-digital converter (ADC) to, according to a clock signal of the coarse DAC, compare a reference voltage and a biased input voltage of a load current of the memory array, wherein the reference voltage is dependent upon the voltage level at which the input voltage becomes non-linear, and, in a second step, if the input voltage is greater than or equal to the reference voltage, enabling a P-bit “fine” ramp digital-to-analog converter (DAC) logic of the ADC to enable drawing a second current from the load current to ramp down the input voltage and to begin a counter and conduct leakage detection with the ADC when the input voltage is in the range between a first voltage and a second voltage.