Memory Readout Majority Bit Detection for Lower Power Output
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Power consumption in electronic devices, particularly in complex memory systems, leads to performance degradation and increased operational costs due to heating and current flow issues, necessitating a reduction in power usage without compromising design complexity or speed.
Innovation Solution
Implementing a majority detection process and data bit inversion technique within memory devices to determine the most frequent bit value in data sets, generating a data bit inversion signal to invert bits before output, thereby reducing the number of transistors that need to be activated during data transfer, which in turn minimizes power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If data bits are transferred directly without inversion, then operational speed is maintained, but power consumption increases due to more transistors being activated
Solution Approach 1:
The patent applies preliminary action by performing majority detection on data bits before they are transferred out of the memory device. The majority detection circuit determines whether more 1-bits or 0-bits are present and generates an inversion signal in advance. This allows the data bits to be inverted before transfer, reducing the number of transistor activations during the actual data transfer operation and thereby reducing power consumption without impacting operational speed.
2Use of energy by moving object
If majority detection circuit is added to memory device, then power consumption is reduced, but device complexity increases
Solution Approach 1:
The patent applies universality by designing the majority detection circuit to handle multiple data bit scenarios simultaneously. The circuit processes groups of data bits in parallel and generates a single inversion signal that applies to all bits in the group. This multi-functional approach allows the same circuit structure to reduce power consumption across various data patterns without proportionally increasing overall device complexity.
Solution Approach 2:
The patent introduces an intermediary element - the inversion signal - that mediates between the majority detection circuit and the data transfer operation. The majority detection circuit generates this intermediate inversion signal, which then controls whether data bits are inverted before transfer. This intermediary mechanism allows power reduction without requiring direct modification of the data transfer path, thereby limiting the increase in device complexity.
3Use of energy by moving object
If data bits are inverted based on majority detection, then number of activated transistors is reduced, but additional processing time is required
Solution Approach 1:
The patent applies periodic action by integrating the majority detection operation into the existing memory read cycle timing. The majority detection is performed during the natural data preparation phase of the read operation, utilizing the same time period when data is being prepared for output. This periodic integration ensures that no additional processing time is added to the overall memory operation cycle, as the detection occurs concurrently with existing operational phases.
Data Source
AI summary
Electronic apparatus and fabrication of the electronic apparatus that includes detection of the majority of values in a plurality of data bits may be used in a variety of applications. Embodiments include application of majority bit detection to process data bits in a device for further analysis in the device based on the results of the majority bit detection. In an embodiment, such further processing in a memory device after majority bit detection may include data bit inversion prior to outputting the data from the memory device.