Memory Management Circuit for Wireless Phones
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional cellular phone designs require complex Flash media management algorithms to accommodate high-density Flash memory, which consumes processor resources and degrades system performance, and lack a unified memory management system to efficiently transfer data among multiple processors.
Innovation Solution
A memory management circuit that includes a nonvolatile memory controller, a volatile memory controller, and a boot controller, along with DMA functionality, to autonomously perform error correction and Flash media management, allowing processors to focus on higher-level tasks and reducing the number of memory devices.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If complex Flash media management algorithms are implemented to accommodate high-density Flash memory, then the memory storage capacity and density are improved, but the processor resources are consumed and system performance deteriorates
Solution Approach 1:
The patent introduces a dedicated memory management unit (MMU) as an intermediary component between the processor and high-density Flash memory. This MMU handles all complex Flash media management algorithms, error correction coding (ECC), and data transfer operations autonomously, allowing the main processor to focus on higher-level tasks without being burdened by low-level memory management overhead, thus resolving the contradiction between utilizing high-density storage and maintaining system performance
Solution Approach 2:
The memory management unit is designed with autonomous capabilities to perform Flash media management tasks including wear-leveling, garbage collection, bad-block replacement, and power-failure recovery without requiring processor intervention. The MMU also implements self-verification through ECC operations, enabling the system to manage high-density Flash memory independently and efficiently, thereby improving both storage capacity utilization and overall system performance
2Ease of operation
If separate memory management circuits are provided for each processor, then each processor can independently manage its memory operations, but the device complexity and size increase
Solution Approach 1:
The patent implements a universal memory management unit that serves multiple processors simultaneously. This single MMU is designed with multi-functional capabilities to handle memory management operations for different processors, including the application processor and modem processor. The MMU can dynamically allocate memory resources and manage data transfers for multiple processors without requiring separate management circuits for each, thus reducing device complexity while maintaining independent memory management capabilities through its multi-functional design
3Quantity of substance
If high-density Flash memory is used for mass data storage, then the storage capacity and cost-effectiveness are improved, but the reliability and data integrity deteriorate due to higher error probability
Solution Approach 1:
The patent implements error correction coding (ECC) mechanisms within the memory management unit that operate beforehand to prevent and correct data integrity issues. The MMU performs ECC encoding during data write operations and ECC verification during read operations, proactively addressing potential errors before they affect system reliability. This beforehand cushioning approach allows the system to utilize high-density Flash memory for large storage capacity while maintaining data integrity through preemptive error detection and correction
Data Source
AI summary
The present invention is related to memory management, and in particular, to methods and systems for accessing and managing nonvolatile, such as in a wireless phone. A wireless phone memory controller is disclosed that, comprises a first interface circuit configured to be coupled to wireless phone nonvolatile memory, a second interface circuit configured to be coupled to wireless phone volatile memory, a first processor interface configured to be coupled to a first wireless phone processor, wherein the first processor interface is configured to provide the first processor with access to the wireless phone volatile memory, a second processor interface configured to be coupled to a second wireless phone processor, and a controller circuit configured to copy at least a portion of wireless phone nonvolatile memory data to the wireless phone volatile memory.