Variable Resistance Memory Metal Diffusion Prevention

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The reliability of variable resistance memory devices deteriorates due to repeated transitions between high and low resistance states, leading to a small resistance ratio and potential insulation breakdown, as metal from the low resistance layer diffuses into the high resistance layer.

Innovation Solution

A memory device structure is implemented with a variable resistance layer comprising a high resistance layer, a low resistance layer, and a reaction preventing layer, where the low resistance layer has crystal grains that are not in contact with the end faces of the conductive layers, preventing metal diffusion and maintaining the integrity of the memory cell characteristics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If metal from the low resistance layer diffuses into the high resistance layer, then the resistance ratio becomes small, but the reliability of the memory device deteriorates

Engineering Contradiction:
Improvememory device reliabilityVSAvoidresistance ratio
Core Design Contradiction:
ReliabilityVSStability of the object's composition

Solution Approach 1:

A reaction preventing layer is introduced as an intermediary between the low resistance layer and the high resistance layer. This intermediate layer prevents direct contact and metal diffusion between the two functional layers, thereby maintaining the resistance ratio stability and improving memory device reliability without affecting the operational characteristics of either layer

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The variable resistance layer is segmented into distinct functional layers (high resistance layer, low resistance layer, and reaction preventing layer). This segmentation allows each layer to perform its specific function while preventing harmful interactions, particularly metal diffusion from the low resistance layer to the high resistance layer

Inventive Principle:
Principle #1Segmentation

2Productivity

If the memory cell size is reduced, then the productivity increases, but the insulation breakdown risk increases

Engineering Contradiction:
Improvememory cell densityVSAvoidinsulation integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The reaction preventing layer serves as an insulating intermediary that maintains electrical isolation between conductive elements even as the overall memory cell dimensions are reduced. This allows for miniaturization while preserving the insulation integrity necessary for reliable operation

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If crystal grains in the low resistance layer are separated, then the metal diffusion is prevented, but the manufacturing precision requirements increase

Engineering Contradiction:
Improvemetal diffusion preventionVSAvoidcrystal grain control
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The reaction preventing layer acts as a barrier that prevents metal diffusion through the low resistance layer by blocking the diffusion paths at grain boundaries. This approach prevents metal diffusion without requiring precise control of crystal grain structures, thereby reducing manufacturing precision requirements

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This structure enhances the reliability of the memory device by preventing metal diffusion, maintaining the resistance ratio, and allowing for downsizing of the memory cell while ensuring stable operation through the separation of crystal grains and the use of a reaction preventing layer.

Implementation Method 1

a reaction preventing layer, wherein the low resistance layer has crystal grains that are not in contact with at least one of an end face of the second layer on a side of the first conductive layer and an end face of the second layer on a side of the second conductive layer

Methodology Applied
Scientific EffectDiffusion barrier: Diffusion Barrier

Data Source

PatentUS10158067B2Memory device
Publication Date: 2018.12.18 KIOXIA CORP
  • US10158067B2 patent drawing
  • US10158067B2 patent drawing
  • US10158067B2 patent drawing

AI summary

A memory device includes a first conductive layer, a second conductive layer, and a variable resistance layer provided between the first and second conductive layers. The variable resistance layer includes a first layer having a semiconductor or a first metal oxide containing a first metal, and a second layer provided between the first layer and the second conductive layer, having a second metal oxide containing a second metal, and having crystal grains that are not in contact with at least one of an end face of the second layer on a side of the first conductive layer or an end face of the second layer on a side of the second conductive layer.